Floating point stack and exchange instruction

Details Floating point stack and exchange instruction Floating point stack and exchange instruction

1994-06-01

1997-12-09

Treat, William M.

395566, G06F 938

Patent

active

056969554

ABSTRACT:
In a processor (110) that performs multiple instructions in a single cycle, predicts outcomes of branch conditions and speculatively executes instructions based on the branch predictions, a method and apparatus for operating a data stack utilize a remap array (674) to support a stack exchange capability. The remap array is used to correlate a stack pointer (672) to data elements (700) within the stack. A lookahead stack pointer (502) and remap array (504) are updated to preserve the processor's state of operation while speculative instructions are executed.

REFERENCES:
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4928223 (1990-05-01), Dao et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5056006 (1991-10-01), Acharya et al.
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5226130 (1993-07-01), Favor et al.
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5499352 (1996-03-01), Clift et al.
Donald Alpert and Dror Avnon of Intel Corporation, Architecture of the Pentium Microprocessor, 1993 Jun., pp. 11-21, 8207 IEEE Micro 13(1993) Jun., No. 3, Los Alamitos, CA US.
Bob Ryan, M1 Challenges Pentium, 1994 Jan., pp. 83-87, 4465 Byte 19(1994) Jan., No. 1, Peterborough, NH, US.
Dave Bursky, Traditional CISC CPUs and MPUs Move Towrd RISC to Boost Performance, 1994 Dec. 05,2328 Electronic Design 42(1994) Dec. 05, No. 25, Cleveland, OH, US.
Val Popescu, et al., "The Metaflow Architecture", IEEE Micro, Jun. 1991, vol. 11, No. 3, pp. 10-13, 63-73.
IBM Technical Disclosure Bulletin, "Variable-Performance Processors", vol. 17, No. 12, May 1975, pp. 3708-3710.
U.S. Patent Application Ser. No. 08/146,376, filed Oct. 29, 1993 entitled, "High Performance Load-Store Functional Unit and Data Cache", Wm. M. Johnson, David B. Witt, and Murali Chinnakonda, Attorney Docket No. M-2281 US.
U.S. Patent Application Serial No. 08/233,563, filed Apr. 26, 1994 entitled, "Mixed Integer/Floating Point Core", Scott A. White, Michael D. Goddard, and Wm. M. Johnson, Attorney Docket No. M-2518-1P US.
Toyohiko Yoshida, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transaction on Computers, vol. 39, No. 3, .COPYRGT.1990, pp. 349-359.
Bruce D. Lightner and Gene Hill, "The Metaflow Lightning Chipset", IEEE Proceedings ConpCom Spring '91, Feb. 1991, pp. 13-18.
R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal, Jan. 1967, vol. 11, pp. 25-32.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.

Affiliated with

Also associated with

Rating

Floating point stack and exchange instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point stack and exchange instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point stack and exchange instruction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1616109