Floating point stack and exchange instruction

Details Floating point stack and exchange instruction Floating point stack and exchange instruction

1997-11-12

1999-01-05

Treat, William M.

395566, G06F 938

Patent

active

058570896

ABSTRACT:
In a processor (110) that performs multiple instructions in a single cycle, predicts outcomes of branch conditions and speculatively executes instructions based on the branch predictions, a method and apparatus for operating a data stack utilize a remap array (674) to support a stack exchange capability. The remap array is used to correlate a stack pointer (672) to data elements (700) within the stack. A lookahead stack pointer (502) and remap array (504) are updated to preserve the processor's state of operation while speculative instructions are executed.

REFERENCES:
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5056006 (1991-10-01), Acharya et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5128891 (1992-07-01), Lynch et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5237700 (1993-08-01), Johnson et al.
patent: 5251306 (1993-10-01), Tran
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5499352 (1996-03-01), Clift et al.
U.S. Patent Application Ser. No. 08/145,902 filed Oct. 29, 1993 entitled "Speculative Instruction Queue and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"-- David B. Witt, Attorney Docket M-2279 US.
U.S. Patent Application Ser. No. 08/145,905 filed Oct. 29, 1993 entitled "Pre-Decoded Instruction Cache and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"-- David B. Witt and Michael D. Goddard, Attorney Docket M-2278 US.
U.S. Patent Application Ser. No. 08/146,382 filed Oct. 29, 1993 entitled "High Performance Superscalar Microprocessor" -- David B. Witt and William M. Johnson, Attorney Docket M-2518 US.
U.S. Patent Application Ser. No. 08/146,383 filed Oct. 29, 1993 entitled "Superscalar Instruction Decoder" -- David B. Witt and Michael D. Goddard, Attorney Docket M-2280 US.
U.S. Patent Application Ser. No. 08/233568 filed Apr. 26, 1994 entitled "A Range Finding Circuit Using Circular Carry Lookahead" -- Scott A. White, Attorney Docket M-2657 US.
U.S. Patnt Application Ser. No. 08/252,308 filed Jun. 1, 1994 entitled "Resynchronization of a Superscalar Processor" -- Scott A. White and Michael D. Goddard, Attorney Docket M-2411 US.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transaction on Computers, vol. 39, No. 3, .COPYRGT.1990, pp. 349-359.
Bruce D. Lightner and Gene Hill, "The Metaflow Lightning Chipset", IEEE Proceedings CompCom Spring '91, Feb. 1991, pp. 13-18.
R.M. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units, IBM Journal, Jan. 1967, vol. 11, pp. 25-32.
U.S. Patent Application Ser. No. 08/146,376, filed Oct. 29, 1993 entitled, "High Performance Load-Store Functional Unit and Data Cache", Wm. M. Johnson, David B. Witt, and Murali Chinnokonda, Attorney Docket No. M-2281 US.
U.S. Patent Application Ser. No. 08/233,563, filed Apr. 26, 1994 entitled, "Mixed Integer/Floating Point Core", Scott A. White, Michael D. Goddard, and Wm. M. Johnson, Attorney Docket No. M-2518-1P US.
Toyohiko Yoshia, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
Val Popescu, et al., "The Metaflow Architecture", IEEE Micro, Jun. 1991, vol. 11, No. 3, pp. 10-13, 63-73.
IBM Technical Diclosure Bulletin, "Variable-Performance Processors", vol. 17, No. 12, May 1975, pp. 3708-3710.
Donald Alpert and Dror Avnon of Intel Corporation, Architecture of the Pentium Microprocessor, 1993 Jun. pp. 11-21, 8207 IEEE Micro 13 (1993) Jun., No. 3, Los Alamitos, CA US.
Bob Ryan, MI Challenges Pentium, 1994 Jan., pp. 83-87, 4465 Byte 19 (1994) Jan., No. 1, Peterborough, NH, US.
David Bursky, Traditional CISC CPUs and MPUs Move Toward RISC to Boost Performance, 1994 Dec. 05, 2328 Electronic Design 42 (1994) Dec. 05, No. 25, Cleveland, OH, US.

Affiliated with

Also associated with

Rating

Floating point stack and exchange instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point stack and exchange instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point stack and exchange instruction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-868575