Boots – shoes – and leggings
Patent
1996-03-25
1999-03-09
Mai, Tan V.
Boots, shoes, and leggings
G06F 738
Patent
active
058809830
ABSTRACT:
A method and system for an infinite precision split multiply and add operation which has increased speed. The method and system for providing a split multiply and add of a plurality of operands include a multiplier and an adder means. The multiplier multiplies a first portion of the plurality of operands, thereby providing a product. The adder, which combines the remaining operands and the product, comprise at least one pair of data paths. Each pair of data paths comprises a first data path and a second data path. The first data path comprises a first aligner, a first adder, and a first normalizer capable of shifting a mantissa by a substantially fewer number digits than the aligner. The second data path comprises a second aligner, a second adder, and a second normalizer capable of shifting a mantissa by a substantially larger number of digits than the aligner. Accordingly, the present invention includes split multiply and add data paths which, individually, are faster than a fused multiply and add. In addition, the split multiply and add data paths can preserve the appearance of infinite precision. Consequently, overall system performance is increased.
REFERENCES:
patent: 3919535 (1975-11-01), Vattuone
patent: 4075704 (1978-02-01), O'Leary
patent: 4488252 (1984-12-01), Vassar
patent: 4660143 (1987-04-01), King et al.
patent: 4683547 (1987-07-01), DeGroot
patent: 4866651 (1989-09-01), Bleher et al.
patent: 4926370 (1990-05-01), Brown et al.
patent: 4943940 (1990-07-01), New
patent: 4945505 (1990-07-01), Wiener et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 4999802 (1991-03-01), Cocanougher et al.
patent: 4999803 (1991-03-01), Turrine et al.
patent: 5202972 (1993-04-01), Gusefski et al.
patent: 5241493 (1993-08-01), Chu et al.
patent: 5253195 (1993-10-01), Broker et al.
patent: 5257215 (1993-10-01), Poon
patent: 5311458 (1994-05-01), Haines et al.
patent: 5333287 (1994-07-01), Buerkle et al.
patent: 5341319 (1994-08-01), Madden et al.
patent: 5341321 (1994-08-01), Karp et al.
patent: 5369607 (1994-11-01), Okamoto
patent: 5375078 (1994-12-01), Hrusecky et al.
patent: 5530663 (1996-06-01), Garcia et al.
IBM Technical Disclosure Bulletin, "Floating Point Feature On The IBM Type 1620", Jones, F.B. and Wymore, A.W., vol. 4, No. 12, May 1962.
IBM Technical Disclosure Bulletin, "High-Speed Floating-Point Accumulator", Sproul, W., vol. 4, No. 10, Mar. 1972.
IBM Technical Disclosure Bulletin, "Floating Point Exception Handling (Denormalization)", vol. 33, No. 9, Feb. 1991.
IBM Technical Disclosure Bulletin, "Single Cycle/Writeback Cycle Floating Point Denormalizationr", vol. 37, No. 04B, Apr. 1994.
IBM Technical Disclosure Bulletin, "Floating Point Convert to Integer Improved Implementation", vol. 37, No. 07, Jul. 1994.
IBM Technical Disclosure Bulletin, "Floating Point Bypass Dataflow", vol. 37, No. 09, Sep. 1994.
Saunders, D.M. and Watkins, G.J., High-Speed Multiplier, Jul. 1970, vol. 13 No. 2, pp. 546-548, IBM Technical Disclosure Bulletin.
IBM Technical Disclosure Bulletin, Floating Point Multiply Split, Dec. 1991, vol. 34 No. 7B, pp. 207-211.
IBM Technical Disclosure Bulletin, Floating Point 2:1 High Level Design, Dec. 1991, vol. 34 No. 7B, pp. 283-285.
Elliott Timothy Alan
Golla Robert Thaddeus
Olson Christopher Hans
Potter Terence Matthew
International Business Machines - Corporation
Mai Tan V.
Salys Casimer K.
LandOfFree
Floating point split multiply/add system which has infinite prec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point split multiply/add system which has infinite prec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point split multiply/add system which has infinite prec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1327870