Floating point remainder generator for a math processor

Details Floating point remainder generator for a math processor Floating point remainder generator for a math processor

1992-10-09

1994-10-18

Malzahn, David H.

Boots, shoes, and leggings

364748, G06F 750

Patent

active

053574559

ABSTRACT:
A hardware floating point remainder generator is disclosed for performing a remainder (REM) function by receiving two floating point numbers (X and Y), by generating the remainder of X/Y according to a series of radix 4 SRT non-restoring division cycles and at most one single bit restoring division step, and by delivering the remainder.

REFERENCES:
patent: 4939686 (1990-07-01), Fandrianto
patent: 4979142 (1990-12-01), Allen et al.
patent: 5128891 (1992-07-01), Lynch et al.
Algorithm for High Speed Shared Radix 4 Division and Radix 4 Squre-Root, J. Fandrianto, 1987, IEEE.

Affiliated with

Also associated with

Rating

Floating point remainder generator for a math processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point remainder generator for a math processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point remainder generator for a math processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2377558