Floating point power conservation

Details Floating point power conservation Floating point power conservation

1995-12-22

1998-03-10

Ngo, Chuong Dinh

Boots, shoes, and leggings

39575004, G06F 132

Patent

active

057269211

ABSTRACT:
An apparatus comprising floating point circuitry and first logic coupled to at least one flag in a processor control register (e.g. one of the control registers in the Intel Architecture brand processor or a processor compatible therewith) and the floating point circuitry and for coupling to a clock which drives the floating point circuitry. The first logic allows the clock to clock the floating point circuitry when the at least one flag has a first state. The first logic further prevents the clock from clocking the floating point circuitry when the at least one flag has a second state.

REFERENCES:
patent: 4418969 (1983-12-01), Matsuzaki et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5420808 (1995-05-01), Alexander et al.
patent: 5586332 (1996-12-01), Jain et al.
patent: 5603037 (1997-02-01), Aybay

Affiliated with

Also associated with

Rating

Floating point power conservation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point power conservation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point power conservation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-145308