Floating point multiplier/accumulator with reduced latency...

Details Floating point multiplier/accumulator with reduced latency... Floating point multiplier/accumulator with reduced latency...

2005-06-07

2005-06-07

Chaki, Kakali (Department: 2124)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S495000

Reexamination Certificate

active

06904446

ABSTRACT:
A circuit (10) for multiplying two floating point operands (A and C) while adding or subtracting a third floating point operand (B) removes latency associated with normalization and rounding from a critical speed path for dependent calculations. An intermediate representation of a product and a third operand are selectively shifted to facilitate use of prior unnormalized dependent resultants. Logic circuitry (24, 42) implements a truth table for determining when and how much shifting should be made to intermediate values based upon a resultant of a previous calculation, upon exponents of current operands and an exponent of a previous resultant operand. Normalization and rounding may be subsequently implemented, but at a time when a new cycle operation is not dependent on such operations even if data dependencies exist.

REFERENCES:
patent: 4969118 (1990-11-01), Montoye et al.
patent: 4999802 (1991-03-01), Cocanougher et al.
patent: 5185713 (1993-02-01), Kobunaya
patent: 5212662 (1993-05-01), Cocanougher et al.
patent: 5450607 (1995-09-01), Kowalczyk et al.
patent: 5517436 (1996-05-01), Andreas et al.
patent: 5694350 (1997-12-01), Wolrich et al.
patent: 5751619 (1998-05-01), Agarwal et al.
patent: 5880983 (1999-03-01), Elliott et al.
patent: 6061707 (2000-05-01), Dibrino et al.
patent: 6275838 (2001-08-01), Blomgren et al.
patent: 6425070 (2002-07-01), Zou et al.
patent: 6542916 (2003-04-01), Hinds et al.
patent: 6751644 (2004-06-01), Chng et al.
R.K. Montoye et al., “Design of the IBM RISC System/6000 floating-point execution unit”, IBM J. Res. Develop., vol. 34, No. 1, Jan. 1990, pp. 59-70.
David R. Lutz et al., “Comparison of two's complement numbers”, 1996 Taylor & Francis Ltd., Int. J. Electronics, 1996, vol. 80, No. 4, pp. 513-523.
Stuart F. Oberman et al., “The SNAP Project: Design of Floating Point Arithmetic Units”, 1997 IEEE Computer Society, Proceedings of 13thSymposium on Computer Arithmetic, pp. 156-165.
M.J. Flynn et al., “The SNAP Project: Towards Sub-Nanosecond Arithmetic”, 1995 IEEE, Proceedings on 12thSymposium on Computer Arithmetic, pp. 75-82.
Brett Olsson et al., RISC System/6000 Floating-Point Unit, IBM RISC System/6000 Technology, 1990, pp. 35-42.
A. Beaumont-Smith et al., “Reduced Latency IEEE Floating-Point Standard Adder Architectures”, 1999 IEEE, 14thIEEE Symposium on Computer Arithmetic, Apr. 14-16, 1999, pp. 35-42.

Affiliated with

Also associated with

Rating

Floating point multiplier/accumulator with reduced latency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point multiplier/accumulator with reduced latency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point multiplier/accumulator with reduced latency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3504412