Floating point divide and square root processor

Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C708S504000

Reexamination Certificate

active

06847985

ABSTRACT:
An iterative mantissa calculator calculates a quotient mantissa for a divide mode or a result mantissa for a square-root mode. The calculator includes at least first and second summing devices. In the divide mode, each summing device calculates a respective estimated partial remainder W[j+1] for the next iteration, j+1, as 2*W[j]−Sj+1*D, where W[j] is the estimated partial remainder for the current iteration calculated during the prior iteration, Sj+1is the quotient bit estimated for the next iteration, and D is the respective divisor bit. The estimated quotient bit for the next iteration is selected based on the calculated partial remainder. In the square-root mode, the first summing device calculates 2W[j]−2S[j]Sj+1, where W[j] is the estimated partial remainder and Sj+1is the estimated result generated during the current iteration, j. A shift register shifts the value of the estimated result, Sj+1, to generate −Sj+12·2−(j+1), which is summed with the result from the first summing device to generate the estimated partial remainder for the square root mode.

REFERENCES:
patent: 5404324 (1995-04-01), Colon-Bonet
patent: 5870323 (1999-02-01), Prabhu et al.
patent: 6108682 (2000-08-01), Matheny

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Floating point divide and square root processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point divide and square root processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point divide and square root processor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3432253

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.