Boots – shoes – and leggings
Patent
1977-10-31
1979-12-18
Malzahn, David H.
Boots, shoes, and leggings
G06F 1306
Patent
active
041797345
ABSTRACT:
A digital data processor includes a plurality of memory registers, a floating point adder and a floating point multiplier intercoupled by a plurality of simultaneously operable parallel buses facilitating multiple parallel operations during one clock cycle or instruction. The floating adder and multiplier each include a number of stages separated by intermediate temporary storage registers which receive the partial results of a computation for use by the next stage during the next clock period. Floating point additions, multiplications and other arithmetic and logical results are produced during each clock cycle. Memory registers comprise a data pad having a plurality of selectable stack registers and means for writing information into said data pad during one clock cycle for retrieval during the next clock cycle.
REFERENCES:
patent: 3411142 (1968-11-01), Lee et al.
patent: 3651476 (1972-03-01), Metz et al.
patent: 3928857 (1975-12-01), Carter et al.
patent: 4087853 (1978-05-01), Kashio
Floating Point Systems, Inc.
Malzahn David H.
LandOfFree
Floating point data processor having fast access memory means does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point data processor having fast access memory means, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point data processor having fast access memory means will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-456078