Floating point data processing apparatus which simultaneously ef

Details Floating point data processing apparatus which simultaneously ef Floating point data processing apparatus which simultaneously ef

1991-08-20

1994-01-04

Malzahn, David H.

Boots, shoes, and leggings

364745, G06F 738

Patent

active

052766349

ABSTRACT:
A data processing apparatus and method for floating point data used in a central processing unit for a digital computer effects the four fundamental arithmetic computations of floating point data and the rounding and normalizing computations. In the case of the floating point addition or subtraction, the mantissa portion of the two floating point data and a generated round addition value are summed using a single adder and, in the case of multiplication, a sum output and a carry output of a multiplying unit and a generated round addition value are added using a single adder, so as to correct the least significant bit of the output of the adder or the round addition value is again added. Since the need of effecting readdition for rounding is small, the average processing step numbers becomes small in comparison with the conventional techniques, and, since the mantissa operation and rounding are effected using the same adder at the same time, less hardware is required.

REFERENCES:
patent: 4839846 (1989-06-01), Hirose et al.
patent: 4926370 (1990-05-01), Brown et al.
patent: 4975868 (1990-12-01), Freerksen
patent: 5038313 (1991-08-01), Kojima
patent: 5040138 (1991-08-01), Maher, III
patent: 5063530 (1991-11-01), Ishikawa
patent: 5111421 (1992-05-01), Molnar et al.
"Analysis of Rounding Methods in Floating-Point Arithmetic", D. Kuck et al., IEEE Transactions on Computers, vol. C-26, No. 7, Jul. 1977 New York, U.S. pp. 643-650.
"An 80 MFLOPS Floating-Point Engine in the Intel 1860(TM) Processor", H. Sit et al., Proceedings of the 1989 IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICDD '89), Oct. 2-4, 1989, IEEE, New York, pp. 374-379.
"A Chip Set for a High-Speed Low-Cost Floating-Point Unit", J. Gosling et al., Proceedings of the 5th Symposium on Computer Arithmetic, May 18-19, 1981, IEEE, New York, pp. 50-55.

Affiliated with

Also associated with

Rating

Floating point data processing apparatus which simultaneously ef does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point data processing apparatus which simultaneously ef, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point data processing apparatus which simultaneously ef will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-312749