Boots – shoes – and leggings
Patent
1994-10-27
1997-05-20
Ngo, Chuong D.
Boots, shoes, and leggings
36471503, G06F 700, G06F 738
Patent
active
056318596
ABSTRACT:
A floating point processing system which uses a multiplier unit and an adder unit to perform properly rounded quad precision floating point arithmetic operations using double-extended hardware. The floating point processing system includes quad data muxes for converting a quantity between a quad precision representation and a two double-extended precision quantities and vice versa, wherein the sum, if added at infinite precision, of the two double-extended precision quantities is equal to the quad precision quantity. The floating point processing system further include hardware for performing arithmetic operations on double-extended precision quantities.
REFERENCES:
patent: 3930232 (1975-12-01), Wallach et al.
patent: 4041292 (1977-08-01), Kindell
patent: 4722068 (1988-01-01), Kuroda et al.
patent: 5341321 (1994-08-01), Karp et al.
Karp, A., "Speeding up N-body Calculations on Machines without Hardware Square Root", Document No. G320-3565, IBM Scientific Center, pp. 1-7 Apr. 1992.
Markstein, P. W., "Computation of Elementary Functiuons of the IBM RISC System/6000 Processor", IBM Journal of Research and Development, vol. 34, No. 1, Jan. 1990, pp. 111-119.
Brzezinski Dennis
Markstein Peter
Roothaan Clemens
Hewlett--Packard Company
Jansson Pehr
Ngo Chuong D.
LandOfFree
Floating point arithmetic unit having logic for quad precision a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point arithmetic unit having logic for quad precision a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point arithmetic unit having logic for quad precision a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1729164