Floating-point arithmetic apparatus with compensation for mantis

Details Floating-point arithmetic apparatus with compensation for mantis Floating-point arithmetic apparatus with compensation for mantis

1991-02-22

1992-07-07

Mai, Tan V.

Boots, shoes, and leggings

364745, G06F 738

Patent

active

051288893

ABSTRACT:
A floating-point multiplication apparatus is described which includes circuits for predicting the logical sum of a set of low-significance bits which are truncated from an intermediate product resulting from multiplying together two mantissas, without the necessity for examining the truncated bits, to thereby determine the state of a bit which is attached to replace the truncated bits in the intermediate product and upon whose state a subsequent rounding-off operation depends. A floating-point addition and subtraction apparatus is also described in which numbers of trailing zeros of the mantissas of two operands are derived concurrently with determining which of the operands has a smaller value of exponent, with the result of that determination being used to select the appropriate number of trailing zeros, for use in setting the state of a bit on which a subsequent rounding-off operation depends.

REFERENCES:
patent: 4928259 (1990-05-01), Galbi et al.

Affiliated with

Also associated with

Rating

Floating-point arithmetic apparatus with compensation for mantis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating-point arithmetic apparatus with compensation for mantis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating-point arithmetic apparatus with compensation for mantis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1834626