Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-03-27
2000-10-10
Malzahn, David H.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 500
Patent
active
061311049
ABSTRACT:
An optimized multimedia execution unit configured to perform vectored floating point and integer instructions. In one embodiment, the execution unit includes an add/subtract pipeline having far and close data paths. The far data path handles effective addition operations, as well as effective subtraction operations for operands having an absolute exponent difference greater than one. The close data path, conversely, handles effective subtraction operations for operands having an absolute exponent difference less than or equal to one. The close data path includes an adder unit configured to generate a first and second output value. The first output value is equal to the first input operand plus an inverted version of the second input operand, while the second output value is equal to the first output value plus one. The two output values are conveyed to a multiplexer unit, which selects one of the output values as a preliminary subtraction result based on a final selection signal generated from a plurality of preliminary selection signals that are based on the carry in signal to the most significant bit of the first adder output value. Selection of the first or second output value in the close data path effectuates the round-to-nearest operation for the output of the adder. The execution unit may also be configured, in another embodiment, to perform floating point-to-integer and integer-to-floating point conversions. The floating point-to-integer conversions may be executed in the far data path, with the integer-to-floating point instructions executed in the close data path.
REFERENCES:
patent: 5136536 (1992-08-01), Ng
patent: 5561615 (1996-10-01), Kuo et al.
patent: 5619198 (1997-04-01), Blackham et al.
patent: 5764548 (1998-06-01), Keith et al.
patent: 5764556 (1998-06-01), Stiles
patent: 5790445 (1998-08-01), Eisen et al.
patent: 5954790 (1999-09-01), Wong
Advanced Micro Devices , Inc.
Christen Dan R.
Kivlin B. Noel
Malzahn David H.
LandOfFree
Floating point addition pipeline configured to perform floating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point addition pipeline configured to perform floating , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point addition pipeline configured to perform floating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2263447