Static information storage and retrieval – Powering
Reexamination Certificate
2005-11-01
2005-11-01
Phung, Anh (Department: 2824)
Static information storage and retrieval
Powering
C365S185010, C365S185090, C365S185140, C365S185260, C365S185290
Reexamination Certificate
active
06961279
ABSTRACT:
A non-volatile memory element is operated, in part, in two phases. During the first phase, a voltage is applied to a first node coupled to the nonvolatile memory element to generate an initial voltage. During the second phase, a voltage is coupled through at least one capacitor to charge pump the initial voltage to a level sufficient for programming or erasing the non-volatile memory element.
REFERENCES:
patent: 3984822 (1976-10-01), Simko et al.
patent: 3996657 (1976-12-01), Simko et al.
patent: 4053349 (1977-10-01), Simko
patent: 4099196 (1978-07-01), Simko
patent: 4119995 (1978-10-01), Simko
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4263664 (1981-04-01), Owen et al.
patent: 4274012 (1981-06-01), Simko
patent: 4300212 (1981-11-01), Simko
patent: 4314265 (1982-02-01), Simko
patent: 4393481 (1983-07-01), Owen et al.
patent: 4404475 (1983-09-01), Drori et al.
patent: 4486769 (1984-12-01), Simko
patent: 4488060 (1984-12-01), Simko
patent: 4511811 (1985-04-01), Gupta
patent: 4520461 (1985-05-01), Simko
patent: 4533846 (1985-08-01), Simko
patent: 4617652 (1986-10-01), Simko
patent: 4890259 (1989-12-01), Simko
patent: 4989179 (1991-01-01), Simko
patent: 5126967 (1992-06-01), Simko
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5241494 (1993-08-01), Blyth et al.
patent: 5294819 (1994-03-01), Simko
patent: 5677874 (1997-10-01), Yamano
patent: 5723985 (1998-03-01), Van Tran et al.
patent: 5969987 (1999-10-01), Blyth et al.
patent: 5973956 (1999-10-01), Blyth et al.
patent: 6366519 (2002-04-01), Hung et al.
patent: 6538922 (2003-03-01), Khalid et al.
patent: 2003/0112661 (2003-06-01), Khalid et al.
“Fowler-Nordheim Emmision from Texture Surface Features,” inNonvolatile Semiconductor Memory Technology, William D. Brown & Joe E. Brewer eds., IEEE press, p. 163 (1998).
“MOS Processing,” inMOS Integrated Circuits: Theory, Fabrication, Design and Systems Applications of MOS LSIby staff of American Micro Systems Inc., pp. 174-183, (1972).
Blyth et al. “Non-Volatile Analog Storage Device Using EEPROM Technology,” Digest of Technical Papers 38th IEEE International Solid-State Circuits Conference, pp. 192-315 (1991).
Chang et al. “A Low Voltage, Low Power P-Channel EEPROM Cell for Embedded and System-On-A-Chip Applications,” Programmable Microelectronics Corp., San Jose, CA (1998).
Drori et al. “ A Single 5V Supply Nonvolatile Static RAM,” Digest of Technical Papers the 1981 IEEE International Solid-State Circuits Conference, pp. 148-149 (1981).
Drori et al. “Computer systems acquire both RAM and E2Prom from one chip with two memories,” Electronic Design 28:91-95 (1980).
Gerber et al. “Low Voltage Single Supply CMOS Electrically Erasable Read-Only Memory,” IEEE Transactions on Electron Devices 27:1211-1216 (1980).
Harari et al. “A 256-bit Nonvolatile Static RAM,” IEEE International Solid-State Circuits Conference Digest of Technical Papers pp. 108-109 (1978).
Jewell-Larsen et al. “5-Volt Ram-Like Triple Polysilicon E2Prom,” IEEE Conference proceedings Second Annual Phoenix Conference on Computers and Communication, pp. 508-511 (1983).
Klein et al. “5-volt-only, nonvolatile RAM owes it all to polysilican,” Electronics 52:111-116 (1979).
Salsbury et al. “ High-Performance MOS EPROM's Using a Stacked Gate Cell,” Digest of Technical Papers the 1977 IEEE International Solid-State Circuits Conference, pp. 186-187 (1977).
Linear Technology Corporation
Luu Pho M.
Phung Anh
Townsend and Townsend / and Crew LLP
LandOfFree
Floating gate nonvolatile memory circuits and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating gate nonvolatile memory circuits and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating gate nonvolatile memory circuits and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3481427