Static information storage and retrieval – Floating gate – Particular biasing
Patent
1998-12-23
2000-05-16
Fears, Terrell W.
Static information storage and retrieval
Floating gate
Particular biasing
36518517, G11C 1300
Patent
active
060645954
ABSTRACT:
A method of creating a reverse breakdown condition in an array of memory cells arranged in columns and rows in the array, and an array structure are provided. The method comprises the steps of applying a first voltage on a first column connection coupling a first column of said cells, and a second voltage on a second column connection coupling a second column of said cells; and applying a third voltage on a first row connection coupling a first row of said cells, and applying said second voltage on a second row connection coupling a second row of said cells. In this aspect, the difference between the first voltage and the third voltage creates said reverse breakdown condition in at least one cell occupying said first column and first row. In a further aspect, each cell includes a floating gate and the method of the invention includes the step of programming one of said cells by coupling a control voltage to each floating gate. The structure includes a substrate having formed therein at least an Nth or Mth row-wise oriented well, each well isolated from adjacent ones of said wells. Also provided are at least an Nth and Mth word bit line formed by an Nth and Mth impurity regions in said substrate and at least an Nth and Mth array control gate lines. A plurality of memory cells, each cell formed in at least said Nth or Mth row-wise well, is further provided. Each cell comprises a drain, a floating gate, a drain connection one of said Nth or Mth word bit line (WBL), and a substrate well connection to one of said Nth or Mth wells, and a control gate connection to one of said Nth or Mth array control gate lines(ACG).
REFERENCES:
patent: 4924278 (1990-05-01), Logie
patent: 5170373 (1992-12-01), Doyle
patent: 5491657 (1996-02-01), Haddad et al.
patent: 5742542 (1998-04-01), Lin et al.
"Performance Limitations of a Flash E.sup.2 PROM Cell, Programmed with Zener Induced Hot Electrons", by J. Ranaweera, I. Kalastirsky, A. Dibu-Caiole, W.T. Ng, and C.A.T. Salama, Proceedings of the 15th Annual Non-Volatile Semiconductor Memory Workshop, Paper #2.2 (1997).
Fong Steven J.
Logie Stewart G.
Mehta Sunil D.
Fears Terrell W.
Vantis Corporation
LandOfFree
Floating gate memory apparatus and method for selected programmi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating gate memory apparatus and method for selected programmi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating gate memory apparatus and method for selected programmi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-264476