Floating gate FPGA cell with select device on drain

Static information storage and retrieval – Floating gate – Particular connection

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518528, 3651851, 257317, 257320, G11C 1604

Patent

active

057611203

ABSTRACT:
The present invention provides for a novel programming operation of a programming portion of an FPGA interconnect cell. The programming portion has an EPROM transistor and a separated select transistor with the gate of the select transistor connected to the control gate of the EPROM transistor. Both transistors have N+ source/drain regions and share a common N+ source/drain region. A first interconnection line is connected to the N+ source/drain region of the EPROM transistor and a second interconnection line connected to the N+ source/drain region of the select transistor. By setting the first interconnection line and the second interconnection line at respective voltages so that majority charge carriers flow from the N+ region of the EPROM transistor through the common N+ region to the N+ source/drain region of the select transistor during a programming operation of a selected FPGA interconnect cell in an array of such cells, drain disturb effects on the unselected cells are avoided.

REFERENCES:
patent: 4783766 (1988-11-01), Samachisa
patent: 5017979 (1991-05-01), Fujii
patent: 5040147 (1991-08-01), Yoshizawa
patent: 5084745 (1992-01-01), Iizuka
patent: 5326999 (1994-07-01), Kim
patent: 5596529 (1997-01-01), Noda

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Floating gate FPGA cell with select device on drain does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating gate FPGA cell with select device on drain, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating gate FPGA cell with select device on drain will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1468634

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.