Static information storage and retrieval – Analog storage systems
Reexamination Certificate
2005-05-24
2005-05-24
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Analog storage systems
C365S185030, C365S185110, C326S037000, C326S039000
Reexamination Certificate
active
06898097
ABSTRACT:
In one exemplary embodiment, a programmable analog array (PAA) contains a configurable analog matrix having two floating-gate field effect transistors (FETs). Also contained in the PAA is an interconnect circuit that is programmable to configure the configurable analog matrix to operate in one or more of several matrix modes. A few examples of such matrix modes include a switching matrix mode, a memory matrix mode, and a computing matrix mode. In an exemplary method of configuring the PAA. PAA, the the method includes programming an interconnection, for example, between a first terminal of the first floating-gate FET and a first terminal of the second floating-gate FET. The method further includes programming an interconnection, for example, between a gate terminal of the first floating-gate FET and a fixed voltage source, for setting a floating gate charge on the first floating-gate FET.
REFERENCES:
patent: 4631400 (1986-12-01), Tanner et al.
patent: 5289401 (1994-02-01), Shima
patent: 5343555 (1994-08-01), Yayla et al.
patent: 5537512 (1996-07-01), Hsia et al.
patent: 5914894 (1999-06-01), Diorio et al.
patent: 5986927 (1999-11-01), Minch et al.
patent: 5990512 (1999-11-01), Diorio et al.
patent: 20020011869 (2002-01-01), Bradl et al.
Matt Kucic, AiChen Low, Paul Hasler, “A Programmable Continuous-Time Floating-Gate Fourier Processor,” IEEE Transactions on Circuits and Systems—II Analog and Digital Signal Processing, vol. 48, No. 1, Jan. 2001, pp. 90-99.
Matt Kucic, Aichen Low, Paul Hasler, “A Programmable Continuous-Time Analog Fourier Processor Based on Floating-Gate Devices,” IEEE International Symposium on Circuits and Systems, May 28-31, 2000, pp. 351-354.
Anderson David V.
Bandyopadhyay Abhishek
Dugger Jeffery Don
Hall Tyson S.
Hasler Paul
Georgia Tech Research Corp.
Hur J. H.
Nguyen Van Thu
Thomas Kayden Horstemeyer & Risley LLP
LandOfFree
Floating-gate analog circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating-gate analog circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating-gate analog circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455539