Flip-flop with scan path

Details Flip-flop with scan path Flip-flop with scan path

1991-06-10

1992-12-22

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

3072722, 307291, 307452, G11C 1928, H03K 19096

Patent

active

051736268

ABSTRACT:
An improved flip-flop with a scan path comprises a front page circuit driven in response to a clock signal and multiplexers for receiving a data signal and a scan test signal. Each of the multiplexers comprises a single stage of FETs connected in series between a power source and a ground. This arrangement can remarkably improve an operation frequency.

REFERENCES:
patent: 4495628 (1985-01-01), Zasio et al.
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4540903 (1985-09-01), Cooke et al.
patent: 4806786 (1989-02-01), Valentine
patent: 5015875 (1991-05-01), Giles et al.
patent: 5041742 (1991-08-01), Carbonaro

Affiliated with

Also associated with

Rating

Flip-flop with scan path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flip-flop with scan path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-flop with scan path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-976439