Flip-flop circuit having transfer gate delay

Details Flip-flop circuit having transfer gate delay Flip-flop circuit having transfer gate delay

1992-05-29

1993-11-23

Wambach, Margaret R.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307481, 307279, 307594, 307269, H03K 513, H03K 19096, H03K 326

Patent

active

052647382

ABSTRACT:
The transfer gate between the master section and the slave section in a flip-flop circuit includes a circuit for reducing the sensitivity to slow clock edges and clock skew. This is accomplished by prolonging the transfer time for data from the master to the salve section of the flip-flop circuit.

REFERENCES:
patent: 4473760 (1984-09-01), Ambrosius, III et al.
patent: 4663546 (1987-05-01), Eitrheim et al.
patent: 4929850 (1990-05-01), Breuninger
patent: 5029279 (1991-07-01), Sasaki et al.
patent: 5107137 (1992-04-01), Kinugasa et al.
patent: 5132577 (1992-07-01), Ward

Affiliated with

Also associated with

Rating

Flip-flop circuit having transfer gate delay does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flip-flop circuit having transfer gate delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-flop circuit having transfer gate delay will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1851734