Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2001-08-09
2002-11-26
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S201000
Reexamination Certificate
active
06486720
ABSTRACT:
BACKGROUND
1. Field of the Invention
The invention relates to a method for increasing the cut-off frequency of flip-flops.
2. Description of the Related Technology
Circuits with flip-flops are used in the digital signal processing field for storing logic states. They consist internally of a control element, which takes the logic state which is applied to its input and makes it available for evaluation at its output, and of a holding element, which maintains the state which is set. Using a clock, inter alia, so-called frequency dividers or dividing stages can be assembled from a series connection of a plurality of flip-flops. The processing of increasingly higher frequencies requires dividing stages which operate at several gigahertz, especially in the GSM, ISM wireless communication field. Because of the development to higher frequencies, the transistors which are used in the flip-flops have to meet higher requirements in terms of the cut-off frequency thereof, which must be approximately twice the maximum frequency of the divider.
The transistor production process is becoming significantly more complex and cost-intensive due to the higher frequency requirements. The cut-off frequency of an individual flip-flop circuit results from the signal propagation time within the circuit. It is essentially determined by the product of the load resistance and the capacitance at the output line of the flip-flop and, considered quite generally, can be conceived as a low pass filter. With a given load resistance, the transistors of the circuit must be able to handle a sufficiently high current, according to the value of the capacitance which is to be recharged upon a change occurring in the logic state. If this is not the case, high-current effects will occur and the cut-off frequency of the flip-flop will drop drastically.
In the methods known from the prior art, for example in M. Wurzer et al., ISSCC 2000, San Francisco, the transistors which are used in the control elements and holding elements are dimensioned to prevent high-current effects following the maximum peak current values occurring in the control elements.
The disadvantage of the previous conventional method and circuit design lies in the fact that the different electrical requirements to be met by the control element and the holding element are not taken into account, and the transistor capacitances linked with the area are consequently not optimized. As these have to be recharged at the output lines of the flip-flop each time there is a change in the logic state, this has an adverse influence on the cut-off frequency of the flip-flop.
SUMMARY OF THE INVENTION
The present invention seeks to provide a method which increases the cut-off frequency of flip-flops and which can at the same time be implemented easily and inexpensively.
According to a first aspect, the present invention provides a method for increasing the cut-off frequency of a flip-flop including at least one control element having at least two transistors and at least one holding element having at least two transistors, said control element setting, by means of a first current, a logic state of said flip-flop, said logic state being maintained by said holding element by means of a second current, wherein the current carrying capacity of said transistors of said control element is adapted to the value of said first current, and the current carrying capacity of said transistors of said holding element is adapted to the value of said second current.
According to a second aspect, the present invention provides a flip-flop including at least one control element having at least two transistors and at least one holding element having at least two transistors, and means supplying a first current to said control element so that it sets a logic state of the flip-flop and a second current to said holding element so that it maintains said logic state, wherein said transistors of said holding element have smaller dimensions than said transistors of said control element.
REFERENCES:
patent: 4777388 (1988-10-01), Widener
patent: 5434523 (1995-07-01), Sundstrom
patent: 5510734 (1996-04-01), Sone
patent: 5877642 (1999-03-01), Takahashi
patent: 5892382 (1999-04-01), Ueda et al.
patent: 6218878 (2001-04-01), Ueno
patent: 0696851 (1996-02-01), None
patent: 1483028 (1977-08-01), None
patent: 62222712 (1987-09-01), None
patent: 63060623 (1988-03-01), None
patent: 10051279 (1998-02-01), None
patent: 10229328 (1998-08-01), None
patent: 10229329 (1998-08-01), None
patent: 10-270986 (1998-09-01), None
“53 Ghz Static Frequency Divider in a Si/SiGe Bipolar Technology”, Martin Wurzer et al.; ISSCC 2000./ Session 12/ Frequency Synthesizers and Dividers/ Paper TP 12.6; Digest of Technical Papers, Feb. 8, 2000, pp. 206, 207.
Atmel Germany GmbH
Callahan Timothy P.
Fasse W. F.
Fasse W. G.
Nguyen Linh
LandOfFree
Flip-flop circuit arrangement with increased cut-off frequency does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flip-flop circuit arrangement with increased cut-off frequency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-flop circuit arrangement with increased cut-off frequency will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2976693