Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2000-04-26
2001-11-27
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S196000, C327S570000, C326S134000, C326S135000
Reexamination Certificate
active
06323708
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a flip-flop circuit and more particularly to the flip-flop circuit which is incorporated in a semiconductor memory device or a variety of semiconductor integrated-circuit (IC) device or a like.
2. Description of the Related Art
There has been proposed by Akeyoshi et al. such a flip-flop circuit which includes a smaller number of elements by utilizing functionality of a negative differential resistance element. This type of flip-flop circuit is disclosed in Japanese Laid-Open Patent Application No. Hei-9-162705.
The configuration and operations of this prior art flip-flop circuit are briefly described with reference to FIG.
5
.
FIG. 5
shows the circuit diagram of a conventional D flip-flop circuit. This prior art circuit includes negative differential resistance elements
2
,
12
,
18
and
19
having a terminal for controlling an element current value, other negative differential resistance elements
1
and
13
, and series circuits
8
,
16
, and
20
consisting of pairs of the negative differential resistance elements
1
and
2
,
12
and
13
, and
18
and
19
respectively.
Terminals SS
1
, SS
2
, and SS
6
are grounded, while power supply terminals DD
1
and DD
2
of the series circuits
8
and
16
respectively are supplied with a vibration voltage synchronized with a clock signal CLK. A power supply terminal DD
6
of the series circuit
20
, on the other hand, is supplied with a constant voltage. To a control terminal of the negative differential resistance elements
2
and
12
is applied an input signal, so that an output of this circuit as a whole is placed at an output terminal OUT
5
of the series circuit
20
.
FIGS. 6A
,
6
B and
6
C show load curves indicating operations of the series circuit
8
. Here, the negative differential resistance elements
1
and
2
are set to have such characteristics that when the input signal is at a high level (hereafter abbreviated as High), the negative differential resistance element
2
, a peak current of which can be controlled with an input signal level, may have a larger peak current than that of the negative differential resistance element
1
and, when the input signal is at a low level (hereinafter abbreviated as Low) on the other hand, the negative differential resistance element
2
may have a smaller peak current than that of the negative differential resistance element
1
.
With this, when the clock signal CLK is at Low, a potential of an output terminal OUT
1
stays at Low irrespective of a level of the input voltage as shown in FIG.
6
A. When the clock signal CLK becomes High, a potential at the terminal DD
1
rises, to provide a load curve shown in either
FIG. 6B
or
FIG. 6C
so that the potential at the output terminal OUT
1
may enter a Low-High bi-stable state. When the input signal is at High and the negative differential resistance element
2
has a larger peak current than the negative differential resistance element
1
as shown in
FIG. 6B
, the output terminal OUT
1
becomes Low and, when the input signal is at Low, on an other hand, as shown in
FIG. 6C
, the output terminal OUT
1
becomes High. Once a voltage level of the output terminal OUT
1
is determined in state, this state is held as long as the clock signal CLK remains at High, even when the input signal changes in level. That is, an inverted value of the input signal at a leading edge of the clock signal CLK appears at the output terminal OUT
1
.
For the series circuit
16
, on the other hand, the negative differential resistance elements
12
and
13
are set to have such characteristics that when the input signal is at High, the negative differential resistance element
12
may have a larger peak current than that of the negative differential resistance element
13
and, when the input signal is at Low, may have a smaller one; with this, at the leading edge of the clock signal CLK, a signal having a same phase as the input signal is output at an output terminal OUT
2
and held as is until the clock signal CLK rises completely.
FIGS. 7A
,
7
B and
7
C show load curves of the series circuit
20
. The series circuit
20
is driven by a power supply which supplies a constant voltage. As shown in
FIG. 7A
, when both control terminals Yl and Y
2
of the negative differential resistance elements
18
and
19
respectively are at Low, a potential of the output terminal OUT
5
performs a bi-stable latch operation. If, in this case, only the control terminal Y
1
of the negative differential resistance element
18
becomes High in potential, as shown in
FIG. 7B
, the output voltage also becomes High and, even when the control terminal Y
1
gets back to Low subsequently, the output stays at High. When, once the control terminal Y
2
of the negative differential resistance element
19
becomes High in potential, as shown in
FIG. 7C
, the output voltage becomes Low and, even when the control terminal Y
2
gets back to Low subsequently, the output voltage stays at Low.
As shown in
FIG. 5
, the output terminal OUT
1
in the series circuit
8
is connected to the control terminal Y
2
of the negative differential resistance element
19
in series circuit
20
, while the output terminal OUT
2
in the series circuit
8
is connected to the control terminal Y
1
of the negative differential resistance element
18
in the series circuit
20
. When the input voltage is at High, at the leading edge of the clock signal CLK, the output of the series circuit
16
becomes High and that of the series circuit
8
becomes Low, so that the output terminal OUT
1
of the series circuit
20
becomes High. Even if the input signal changes in level when the clock signal CLK is at High, states of the output terminals OUT
1
and OUT
2
both remain unchanged, thus holding an output potential as is.
Further, even when the clock signal CLK falls in potential and so the output terminals OUT
1
and OUT
2
both become Low, the series circuit
20
holds the output voltage as is. Similarly, with the input signal held at Low, when the clock signal CLK rises in potential, the output terminal OUT
5
becomes Low and remains as is until the clock signal CLK rises next time. That is, this circuit acts as a D flip-flop circuit which is triggered at a positive-going edge.
If, in this circuit, a resonant tunnel diode is employed as the negative differential resistance elements
1
and
13
and a parallel-connected element consisting of the resonant tunnel diode and a Field Effect Transistor (FET) is employed as the negative differential resistance elements
2
,
12
,
18
, and
19
having the terminal for controlling the element current value, the number of elements required can be reduced to ten, thus providing a remarkable decrease as compared to a circuit which includes only FETS.
Thus, in the prior art example, by utilizing a functionality of the negative differential resistance elements, the number of elements required can be reduced remarkably as compared to a case where only transistors are employed to make up the circuit. Semiconductor memory devices and IC devices have recently been needed to be even higher in integration density and even larger in scale. With this, it is necessary to reduce a number of required elements and area of the flip-flop circuit which is incorporated in large number in such the semiconductor memory device and IC device. Its power consumption also is desired to be less as much as possible.
SUMMARY OF THE INVENTION
In view of the above, it is an object of the present invention to provide a flip-flop circuit which can bring about a decrease in both a number of elements and area of circuitry. It is another object of the present invention to provide the flip-flop circuit which can reduce power consumption.
According to a first aspect of the present invention, there is provided a flip-flop circuit which includes:
a series circuit which has a first negative differential resistance element and a second negative differential resistance element in such a configuration that
Lam Tuan T.
NEC Corporation
Scully Scott Murphy & Presser
LandOfFree
Flip-flop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flip-flop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-flop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2613398