Flip-chip packaging

Details Flip-chip packaging Flip-chip packaging

2006-10-17

2006-10-17

Huynh, Andy (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

With structure for mounting semiconductor chip to lead frame

C257S666000, C257S670000

Reexamination Certificate

active

07122885

ABSTRACT:
A semiconductor die mounted between an X-lead frame and a support structure without bonding wires or straps. A power enhancement mode junction field effect transistor (JFET) die having a top surface defining a drain, and a bottom surface having a first metalized region defining a source and a second metalized region defining a gate, is positioned on a support structure. An X-lead frame is bonded to the support structure such that electrical contact is made with an external lead. Angular projections from the X-lead frame make contact with the top surface of the JFET, hold the die in place on the support structure, and form electrical continuity between the JFET drain and the external lead. A construction on the surface of the support structure is positioned directly under the source region on the bottom of the JFET die and forms electrical continuity between the JFET source and a second external lead.

REFERENCES:
patent: 5293058 (1994-03-01), Tsividis
patent: 5452511 (1995-09-01), Chang
patent: 5917240 (1999-06-01), Ideta et al.
patent: 6040626 (2000-03-01), Cheah et al.
patent: 6747342 (2004-06-01), Planey
patent: 6809408 (2004-10-01), Yu et al.
patent: 0370745 (1990-05-01), None
Merriam Webster's collegiate Dictionay, tenth edition, p. 114, 130.
H. Ogiwara, M. Hayakawa, T. Nishimura and M. Nakaoka; “High-Frequency Induction Heating Inverter with Multi-Resonant Mode Using Newly Developed Normally-Off Type Static Induction Transistors”; Department of Electrical Engineering, Ashikaga Institute of Technology, Japan; Department of Electrical Engineering, Kobe University, Japan; pp. 1017-1023.
J. Baliga; “Highvoltage Junction-Gate Field Effect Transistor wth recessed gates”; IEEE Transactions on Electron Devices; vol. ED-29; No. 10; Oct. 1982.
J. M. C. Stork et al.; “Small Geometry Depleted Base Bipolar Transistors (BSIT)- VLSI Devices?”; IEEE Transactions on Electron Devices; vol. ED-28; No. 11; Nov. 1981.
Nishizawa et al.; “Analysis of Static Characteristics of a Bipolar Mode SIT (BSIT)”; IEEE Transactions on Electron Devices; vol. ED-29; No. 11; Aug. 1982.
Caruso et al.; “Performance Analysis of a Bipolar Mode FET (BMFET) with Normally Off Characteristics”; IEEE Transactions on Power Electronics; vol. 3; No. 2; Apr. 1988.
Nishizawa et al.; “Fieldeffect Transistor Versus Analog Transistor (Static Induction Transistor)”; IEEE Transactions on Electron Devices; vol. ED-24; No. 4; Apr. 1975.

Affiliated with

Also associated with

Rating

Flip-chip packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flip-chip packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-chip packaging will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3619395