Flexible time write operation

Details Flexible time write operation Flexible time write operation

1997-06-12

1998-09-29

Nguyen, Tan T.

Static information storage and retrieval

Addressing

Sync/clocking

365194, 395556, G11C 700

Patent

active

058154639

ABSTRACT:
Methods and circuits are disclosed for a semiconductor memory that allow one or more clock cycles per memory write operation, which allow the memory clock cycle time to be varied, and which minimize power dissipation. This is achieved by providing circuits that generate a minimum internal write time reference, independent of the chosen clock cycle time, so that a memory write cycle might take one clock cycle, or more than one clock cycle if the clock cycle is shortened.

REFERENCES:
patent: 4734880 (1988-03-01), Collins
patent: 4802131 (1989-01-01), Toyoda
patent: 4945516 (1990-07-01), Kashiyama
patent: 4970418 (1990-11-01), Masterson
patent: 4970687 (1990-11-01), Usami et al.
patent: 5014245 (1991-05-01), Muroka et al.
patent: 5323426 (1994-06-01), James et al.
patent: 5440514 (1995-08-01), Flannagan et al.
patent: 5530677 (1996-06-01), Grover et al.
patent: 5546355 (1996-08-01), Raatz et al.
patent: 5568445 (1996-10-01), Park et al.
patent: 5664166 (1997-09-01), Isfeld
patent: 5751644 (1998-05-01), Ansel et al.

Affiliated with

Also associated with

Rating

Flexible time write operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible time write operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible time write operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692890