Flexible SDRAM clocking (MS-DLL)

Static information storage and retrieval – Addressing – Sync/clocking

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S194000

Reexamination Certificate

active

11032604

ABSTRACT:
A delay lock loop for use in meeting SDRAM timing requirements, wherein a timing relationship between data generated by a computer chip and a clock in said DRAM is fully programmable, and wherein said delay lock loop is digitally implemented. The delay lock loop includes a first delay chain to measure a number of delay taps in a single clock cycle of the clock of the SDRAM and a second delay chain to delay the clock of the SDRAM. The second delay chain is matched to the first delay chain.

REFERENCES:
patent: 6492852 (2002-12-01), Fiscus
patent: 6664830 (2003-12-01), Miller
patent: 6895522 (2005-05-01), Johnson et al.
patent: 2002/0130691 (2002-09-01), Silvestri
patent: 2004/0008714 (2004-01-01), Jones
patent: 2005/0138457 (2005-06-01), Gomm et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flexible SDRAM clocking (MS-DLL) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible SDRAM clocking (MS-DLL), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible SDRAM clocking (MS-DLL) will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3816365

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.