Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
1998-06-01
2001-12-04
Ton, Dang (Department: 2661)
Multiplex communications
Pathfinding or routing
Through a circuit switch
Reexamination Certificate
active
06327259
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to microcontrollers, and more specifically, to a microcontroller having an improved interface for a time division multiplexed bus.
2. Description of the Related Art
Specialized microcontrollers with integrated communication features are becoming particularly attractive for communications applications. A microcontroller, or an embedded controller, is uniquely suited to combining functionality onto one monolithic semiconductor substrate (i.e. chip). By embedding various communication features within a single chip, a communications microcontroller may support a wide range of communication applications.
Microcontrollers have been used for many years in many applications. A number of these applications involve communications over electronic networks, such as telephone lines, computer networks, and local and wide area networks, in both digital and analog formats. In communications applications, a microcontroller generally has a number of integrated communications peripherals in addition to the execution unit. These can be low and high speed serial ports, as well as more sophisticated communications peripherals, such as a universal serial bus (USB) interface, and high level data link control (HDLC) channels.
For high speed communications that use frames of data, HDLC channels are especially well suited. An HDLC channel transmits and receives frames based on the HDLC format. This format uses flags to determine the start and stop of a frame, and uses “bit stuffing” to maintain data transparency. An HDLC channel, however, is a general purpose device, and can be employed to implement a number of communications protocols, such as the serial circuit interface (GCI) protocol (similar to an IOM-2 protocol) sometimes used for ISDN (integrated services digital network) communications (similar to the IOM-2 protocol), a pulse coded modulation (PCM) highway protocol, as well as raw data communications equipment (DCE) formats. These formats are synchronous communication protocols that may or may not include a separate clock.
But communications employing the HDLC format can be further implemented within time slots of a lower level time division multiplexed framing protocol, such as a T1 or E1 protocol. This protocol employs 24 or 32 time slots of 8 bits each, and each time slot could be used to carry different communications data, even in different formats. In such protocols, the time slots are determined based on a frame sync signal, which can be embedded in the data stream, be embedded in a clock stream, or even a separate signal, depending on the communications protocol. Each such time slot, for example, could be implemented to carry a separate HDLC channel of data.
Further, a time slot assigner (TSA) can be coupled in a microcontroller to an HDLC channel for slot-level placement of the HDLC data on the external communication path. Such a TSA determines the start of a programmed time slot relative to the frame sync. This could be to provide the HDLC data within a particular time slot, or to further implement some sort of protocol that employs its own time slots, such as the protocol used for ISDN. In the GCI protocol, a frame is subdivided into two 8-bit B channels and a 2-bit D channel, which form two separate 8-bit and one 2-bit “slot” within a communications frame on the GCI bus.
More generally, a time slot assigner (TSA) typically supports the isolation of 8-bit slots from 0 to 155 on a standard 8 kilohertz time division multiplexed (TDM) frame. This supports a variety of TDM buses, including GCI, E1, T1, PCM highway, and others. Of course, other length frames, other speeds, and other numbers of slots can be supported as well.
SUMMARY OF THE INVENTION
According to the invention, a time slot assigner is coupled to a synchronous serial communication channel in a microcontroller, and starts and stops the clock to the serial communications channel for the serial communications channel to send and receive in its appropriate time slot on a TDM data bus. According to the invention, however, the time slot assigner is programmable to select a time slot on a TDM bus at the bit level. That is, the time slot assigner enables the serial channel at the start of a particular bit position within a frame on the TDM bus, and then stops the serial communications channel at a particular bit position on the TDM bus. According to one embodiment, the serial communications is an HDLC channel which can provide for a variety of formats on the TDM bus.
Further according to the invention, the time slot assigner can be programmed to provide 1 to 7 additional bits of data at a predetermined level after the time slot. This allows for 1 to 7 additional bits of data to be provided to “pad” a time slot with predetermined data. This is useful where the serial communications channel uses less than the entire time slot, but the remainder of the time slot must include data set to a predetermined value.
REFERENCES:
MC68302 Integrated Multiprotocol Processor User's Manual; Motorola, 1995, cover pages, table of contents, and pp. 4-16 through 4-19, and E17 through E19.
ITU-T Telecommunication Standardization Sector of ITU, International Telecommunication Union, 1988, 1993, cover pages and pp. 1-3.
Reference Data Sheet, T7237 ISDN U-Interface Transceiver, AT&T Microelectronics, Mar. 1996, pp. 49-52.
Using the Am186™ES and AM188™ES Microcontrollers in Communications Applications, Advanced Micro Devices, Inc., Apr. 2, 1997.
AM186™EM and AM188™EM Microcontrollers User's Manual, Advanced Micro Devices, Inc., pp. i through viii, 9-1 through 9-13, and 11-1 through 11-8.
Chambers Eric G.
Chiu Kenny Kok-Hoong
Maupin Patrick E.
Advanced Micro Devices , Inc.
Akin Gump Strauss Hauer & Feld L.L.P.
Ton Dang
LandOfFree
Flexible placement of serial data within a time divisioned... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible placement of serial data within a time divisioned..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible placement of serial data within a time divisioned... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2580773