Flexible parity generation circuit

Details Flexible parity generation circuit Flexible parity generation circuit

1995-11-08

1997-10-07

Beausoliel, Jr., Robert W.

Excavating

39518207, 39518308, 395441, 371 404, 371492, G06F 1100

Patent

active

056757263

ABSTRACT:
A redundant array computer system having a high-speed CPU bus and lower-speed I/O buses, in which parity blocks are generated for a plurality of data blocks from multiple CPU bus logical channels in a randomly-interleaved manner to provide enhanced I/O transfer rates. For example, such a system may have two channels for processing two sets of data. The parity generation technique employs switching means to switch channels on the CPU bus between the first set and the second set, generating parity information that can be transferred independently over two I/O buses. The parity generation technique achieves an effective I/O bus transfer rate more closely matched to the speed of the CPU bus. The invention shares a single XOR gate and related support circuitry between multiple logical channels by providing a configurable electronic memory, thus achieving economies in implementation. For certain system applications, it may be desirable to utilize the RAM as a large, unified FIFO. Thus, the system can be adapted to generate parity information for very large blocks of data in a single channel.

REFERENCES:
patent: 3893178 (1975-07-01), Sordello
patent: 4092732 (1978-05-01), Ouchi
patent: 4201976 (1980-05-01), Patel
patent: 4205324 (1980-05-01), Patel
patent: 4467421 (1984-08-01), White
patent: 4562576 (1985-12-01), Ratcliffe
patent: 4667326 (1987-05-01), Young et al.
patent: 4722085 (1988-01-01), Flora et al.
patent: 4754397 (1988-06-01), Varaiya et al.
patent: 4761785 (1988-08-01), Clark et al.
patent: 4768193 (1988-08-01), Takemae
patent: 4775978 (1988-10-01), Hartness
patent: 4817035 (1989-03-01), Timsit
patent: 4849929 (1989-07-01), Timsit
patent: 4870643 (1989-09-01), Bultman et al.
patent: 4899342 (1990-02-01), Potter et al.
patent: 4914656 (1990-04-01), Dunphy, Jr. et al.
patent: 4975828 (1990-12-01), Wishneusky et al.
patent: 4989206 (1991-01-01), Dunphy, Jr. et al.
patent: 4993030 (1991-02-01), Krakauer et al.
patent: 5088081 (1992-02-01), Farr
patent: 5130992 (1992-07-01), Frey, Jr. et al.
patent: 5134619 (1992-07-01), Hensen et al.
patent: 5148432 (1992-09-01), Gordon et al.
patent: 5177744 (1993-01-01), Cesare et al.
patent: 5239640 (1993-08-01), Froemke et al.
patent: 5258984 (1993-11-01), Menon et al.
patent: 5271012 (1993-12-01), Blaum et al.
patent: 5274799 (1993-12-01), Brant et al.
patent: 5357509 (1994-10-01), Ohizumi
patent: 5390187 (1995-02-01), Stallmo
patent: 5398253 (1995-03-01), Gordon
patent: 5469566 (1995-11-01), Hohenstein et al.
Patterson, D.A., Gibson, G., and Katz, H.; A Case For Redundant Arrays of Inexpensive Disks (RAID) Jun. 1, 1988).
Lee, E.K.; Software and Performance Issues in the Implementation of a RAID Prototype (May 1990).
Chen, P., Gibson, G., Katz, R.H., Patterson, D.A., and Schulze, M.; Introduction to Redundant Arrays of Inexpensive Disks (RAID) (Dec. 1988).
Chen, P., Gibson, G., Katz, R.H., Patterson, D.A., and Schulze, M.; How Reliable is RAID? (Feb. 1988).
Chen, P., Gibson, G., Katz, R.H., Patterson, D.A., and Schulze, M., et al.; Evolution of the Raid 2 Architecture (Jun. 12, 1990).
Maxium Strategy, Inc., San Jose, CA; Strategy 2 Disk Array Controller Operation Manual (Nov. 2, 1988).
Maximum Strategy, Inc., San Jose CA; Strategy 1 Disk Array Controller Operaton Manual (Date Unknown).
Gibson, G.A., Performance and Reliability in Redundant Arrays of Inexpensive Disks (Date Unknown).
Chen, P., An Evaluation of Redundant Arrays of Disks Using an Amdahl 5890; (May 1989).
Katz, R.H., Gibson, G.A. and Patterson, D.A.; Disk System Architectures for High Performance Computing (Mar. 1989).
Gray, J., Horst, B., and Walker, M.; Parity Striping and Disc Arrays: Low-Cost Reliable Storage with Accectable Throughput (Jan. 1990).
Schultz, M.E.; Considerations in the Design of Raid Prototype (Aug. 1988).
Clark and Corrigan; IBM Systems Journal, vol. 28, No. 3, 1989.
Hou, et al.; Balancing I/O Response Time and Disk Rebuild Time in RAIDS Disk Array; 1993 IEEE pp. 70-99.

Affiliated with

Also associated with

Rating

Flexible parity generation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible parity generation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible parity generation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2364597