Flexible parity generation circuit

Details Flexible parity generation circuit Flexible parity generation circuit

1997-04-02

1998-11-03

Palys, Joseph

Excavating

371 492, 371 4011, 39518204, G06F 1100

Patent

active

058313931

ABSTRACT:
A redundant array computer system having a high-speed CPU bus and lower-speed I/O buses, in which parity blocks are generated for a plurality of data blocks from multiple CPU bus logical channels in a randomly-interleaved manner to provide enhanced I/O transfer rates. For example, such a system may have two channels for processing two sets of data. The parity generation technique employs switching means to switch channels on the CPU bus between the first set and the second set, generating parity information that can be transferred independently over two I/O buses. The parity generation technique achieves an effective I/O bus transfer rate more closely matched to the speed of the CPU bus. The invention shares a single XOR gate and related support circuitry between multiple logical channels by providing a configurable electronic memory, thus achieving economies in implementation. For certain system applications, it may be desirable to utilize the RAM as a large, unified FIFO. Thus, the system can be adapted to generate parity information for very large blocks of data in a single channel.

REFERENCES:
patent: 3893178 (1975-07-01), Sordello
patent: 4092732 (1978-05-01), Ouchi
patent: 4201976 (1980-05-01), Patel
patent: 4205324 (1980-05-01), Patel
patent: 4467421 (1984-08-01), White
patent: 4562576 (1985-12-01), Ratcliff
patent: 4667326 (1987-05-01), Young et al.
patent: 4722085 (1988-01-01), Flora et al.
patent: 4754397 (1988-06-01), Varaiya et al.
patent: 4761785 (1988-08-01), Clark et al.
patent: 4768193 (1988-08-01), Takemae
patent: 4775978 (1988-10-01), Hartness
patent: 4817036 (1989-03-01), Timsit
patent: 4849929 (1989-07-01), Timsit
patent: 4870643 (1989-09-01), Bultman et al.
patent: 4899342 (1990-02-01), Potter et al.
patent: 4914656 (1990-04-01), Dunphy, Jr. et al.
patent: 4975828 (1990-12-01), Wishneusky et al.
patent: 4989206 (1991-01-01), Dunphy, Jr. et al.
patent: 4993030 (1991-02-01), Krakauer et al.
patent: 5088081 (1992-02-01), Farr
patent: 5130992 (1992-07-01), Frey, Jr. et al.
patent: 5134619 (1992-07-01), Henson et al.
patent: 5148432 (1992-09-01), Gordon et al.
patent: 5177744 (1993-01-01), Cesare et al.
patent: 5239640 (1993-08-01), Foemke et al.
patent: 5258984 (1993-11-01), Menon et al.
patent: 5271012 (1993-12-01), Blaum et al.
patent: 5274799 (1993-12-01), Brant et al.
patent: 5325375 (1994-06-01), Westberg
patent: 5357509 (1994-10-01), Ohizumi
patent: 5390187 (1995-02-01), Strallmo
patent: 5398253 (1995-03-01), Gordon
patent: 5469566 (1995-11-01), Hohenstein et al.
patent: 5675726 (1997-10-01), Hohenstein et al.
Patterson, et al., "A case for Redundant Arrays of Inexpensive Disks (RAID)", Jun. 1988.
Lee et al., "Software and Performance Issues in the Implementation of a RAID Prototype", University of Cal. at Berkeley, May 1990.
Chen et al., "Intorduction to Redundant Arrays of Inexpensive Disks(RAID)", Dec. 1988.
Chen et al., "How Reliable is RAID?", Feb. 1988.
Chen et al., "Evoluation of the RAID 2 Architecture", Jun. 1990.
Maxiumum Strategy, Inc., San Jose, CA; Strategy 2 Disk Array Controller Operation Manual, Nov. 1988.
Maximum Strategy, Inc., San Jose, CA; Strategy 1 Disk Array Controller Operation Manual (Date Unknown).
Gibson et al., Performance and Reliability in Redundant Arrays of Inexpensive Disks (Date Unknown).
Chen, "An Evaluation of Redundant Arrays of Disks Using an Amdahl 5890", May 1989.
Katz et al., "Disk System Architectures for High Performance Computing", Mar. 1989.
Gray et al., "Parity Striping and Disk Arrays: Low Cost Relaible Storage with Acceptable Throughput", Jan. 1990.
Shutlz, "Considerations in the Design of RAID Prototype", Aug. 1988.
Clark et al., IBM Systems Journal, vol. 28, No. 3, 1989.
Hou et al., Balancing I/O Response Time and Disk Rebuild Time in RAID5 Disk Array, IEEE, pp. 70-99, 1993.

Affiliated with

Also associated with

Rating

Flexible parity generation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible parity generation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible parity generation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-693089