Flexible clock and reset signal generation and distribution syst

Details Flexible clock and reset signal generation and distribution syst Flexible clock and reset signal generation and distribution syst

1994-03-31

1997-12-09

Heckler, Thomas M.

G06F 108

Patent

active

056969503

ABSTRACT:
A flexible clock and reset signal generation and distribution system and method for distributing a relatively low frequency clock signal to various elements of a computer system that require higher frequency clock signals for operation and includes programmable frequency synthesizers containing phase locked loop (PLL) type frequency multipliers, which are located physically adjacent to the computer system elements for receiving the low frequency clock signal and generating the various required higher frequency clock signals. The source of the relatively low frequency clock signal is a real-time clock (RTC) module having a crystal oscillator, a reset signal generator, and a low voltage detector. The RTC module switches off the low frequency clock signal when the main system power supply falls below a prescribed voltage level, such as, a battery voltage, or a voltage reference, or a combination battery voltage and voltage reference. Further, the RTC module provides a system reset signal that is asserted a predetermined delay time after the low frequency clock signal is provided.

REFERENCES:
patent: 3855484 (1974-12-01), Van Essen et al.
patent: 4013902 (1977-03-01), Payne
patent: 4296338 (1981-10-01), Thomas
patent: 4451742 (1984-05-01), Aswell
patent: 4617473 (1986-10-01), Bingham
patent: 4803702 (1989-02-01), Chen et al.
patent: 4893271 (1990-01-01), Davis et al.
patent: 5095280 (1992-03-01), Wunner et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5159217 (1992-10-01), Mortensen et al.
patent: 5261082 (1993-11-01), Ito et al.
patent: 5267189 (1993-11-01), Wilke
patent: 5291528 (1994-03-01), Vermeer
patent: 5355098 (1994-10-01), Iwasaki
patent: 5388249 (1995-02-01), Hotta et al.
patent: 5481573 (1996-01-01), Jacobowitz
patent: 5485111 (1996-01-01), Tanimoto
patent: 5511209 (1996-04-01), Mensch, Jr.
Dallas Semiconductor IC chips DS1585/DS1587-Serialized Real Time Clocks, pp. 6-229 to 6-253 (Feb. 6, 1992).
"32 kHz Motherboard Frequency Generator", Specification Sheet for ICS9132, Integrated Circuit Systems, Inc., p. 1 (Mar. 1993).

Affiliated with

Also associated with

Rating

Flexible clock and reset signal generation and distribution syst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible clock and reset signal generation and distribution syst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible clock and reset signal generation and distribution syst will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1616004