Boots – shoes – and leggings
Patent
1986-04-30
1987-04-28
Williams, Archie E.
Boots, shoes, and leggings
364730, G06F 15347
Patent
active
046619003
ABSTRACT:
A pair of processors are each connected to a central memory through a plurality of memory reference ports. The processors are further each connected to a plurality of shared registers which may be directly addressed by either processor at rates commensurate with intra-processor operation. The shared registers include registers for holding scalar and address information and registers for holding information to be used in coordinating the transfer of information through the shared registers. A multiport memory is provided and includes a conflict resolution circuit which senses and prioritizes conflicting references to the central memory. Each CPU is interfaced with the central memory through three ports, with each of the ports handling different ones of several different types of memory references which may be made. At least one I/O port is provided to be shared by the processors in transferring information between the central memory and peripheral storage devices. A vector register design is also disclosed for use in vector processing computers, and provides that each register consist of at least two independently addressable memories, to deliver data to or accept data from a functional unit. The method of multiprocessing permits multitasking in the multiprocessor, in which the shared registers allow independent tasks of different jobs or related tasks of a single job to be run concurrently, and facilitate multithreading of the operating system by permitting multiple critical code regions to be independently synchronized.
REFERENCES:
patent: 3346851 (1967-10-01), Thornton et al.
patent: 3348210 (1967-10-01), Ochsner
patent: 3462744 (1969-08-01), Tomasulo et al.
patent: 3573851 (1971-04-01), Watson et al.
patent: 3643227 (1972-02-01), Smith et al.
patent: 3787673 (1974-01-01), Watson et al.
patent: 3815095 (1974-06-01), Wester
patent: 3875391 (1975-04-01), Shapiro et al.
patent: 3900723 (1975-09-01), Bethany et al.
patent: 3916383 (1975-10-01), Malcolm
patent: 3919534 (1975-11-01), Hutson et al.
patent: 4047161 (1977-09-01), Davis
patent: 4104720 (1978-08-01), Gruner
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4270181 (1981-05-01), Tanakura et al.
patent: 4280176 (1981-07-01), Tan
patent: 4293941 (1981-10-01), Muraoka et al.
patent: 4310879 (1982-01-01), Pandeya
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4374410 (1983-02-01), Sakai et al.
patent: 4380798 (1983-04-01), Shannon et al.
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4394725 (1983-07-01), Bienvenu et al.
patent: 4394727 (1983-07-01), Hoffman et al.
patent: 4394730 (1983-07-01), Suzuki et al.
patent: 4400769 (1983-08-01), Kaneda
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4489381 (1984-12-01), Lavallee
patent: 4490786 (1984-12-01), Nakatani
patent: 4493027 (1985-01-01), Katz et al.
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4517640 (1985-05-01), Hattori et al.
patent: 4594682 (1986-06-01), Drimak
The Parallel and the Pipeline Computers by William R. Graham, Apr. 1970 (Datamation), pp. 68-71.
Cray I/O Processor I/O Buffer Memory Design--described and discussed in applicants' Nov. 25, 1985 ammendment.
Chen Steve S.
Schiffleger Alan J.
Cray Research Inc.
Williams Archie E.
LandOfFree
Flexible chaining in vector processor with selective use of vect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible chaining in vector processor with selective use of vect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible chaining in vector processor with selective use of vect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-480611