Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Patent
1993-07-27
1995-01-24
Picard, Leo P.
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
361749, 361761, 361684, 439 66, 439 74, 174 524, 174262, 257747, 257669, H01R 2368
Patent
active
053846907
ABSTRACT:
Disclosed is a parallel processor packaging structure and a method for manufacturing the structure. The individual logic and memory elements are on printed circuit cards. These printed circuit boards and cards are, in turn, mounted on or connected to circuitized flexible substrates extending outwardly from a laminate of the circuitized, flexible substrates. Intercommunication is provided through a switch structure that is implemented in the laminate. The printed circuit cards are mounted on or connected to a plurality of circuitized flexible substrates, with one printed circuit card at each end of the circuitized flexible circuit. The circuitized flexible substrates connect the separate printed circuit boards and cards through the central laminate portion. This laminate portion provides XY plane and Z-axis interconnection for inter-processor, inter-memory, inter-processor/memory element, and processor to memory bussing interconnection, and communication. The planar circuitization, as data lines, address lines, and control lines of a logic chip or a memory chip are on the individual printed circuit boards and cards, which are connected through the circuitized flex, and communicate with other layers of flex through Z-axis circuitization (vias and through holes) in the laminate. Lamination of the individual subassemblies is accomplished with a low melting adhesive that is chemical compatible with (bondable to) the perfluorocarbon polymer between the subassemblies in the regions intended to be laminated, and, optionally, a high melting mask that is chemically incompatible with (not bondable to) the perfluorocarbon polymer between the subassemblies in the regions not intended to be laminated. The subassembly stack is heated to selectively effect adhesion and lamination in areas thereof intended to be laminated while avoiding lamination in areas not intended to be laminated.
REFERENCES:
patent: 4626462 (1986-12-01), Kober et al.
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 5049084 (1991-09-01), Bakke
patent: 5237743 (1993-08-01), Busacco et al.
Davis Charles R.
Duffy Thomas P.
Hanakovic Steven L.
Heck Howard L.
Kolias John T.
Goldman Richard M.
International Business Machines - Corporation
Picard Leo P.
Whang Young
LandOfFree
Flex laminate package for a parallel processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flex laminate package for a parallel processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flex laminate package for a parallel processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1471919