Flat pulse generator

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307263, 307268, 307491, H03K 400, H03K 501, H03K 600

Patent

active

051928760

ABSTRACT:
A flat pulse generator (FPG) with a short settling time and high and low output levels which are both flat is achieved by using source coupled FET logic (SCFL). GaAs MESFETs may be used due to the wide allowable threshold voltage range of SCFL, thereby allowing very fast operation of the FPG. The FET sources of the SCFLs are commonly connected to a constant current source and are operated in the drain current saturation region so that gate-drain capacitance and hence feed-through capacitance is lowered. The feed-through capacitance is further reduced by cross connecting the SCFLs so that their feedthrough components cancel each other or by connecting small capacitors between the gate and drain of respective FETs. Due to such configurations, the drain voltage can be outputted directly so as to minimize the disturbance of the output wave form due to impedance mismatch.

REFERENCES:
patent: 4410815 (1983-10-01), Ransom et al.
patent: 4661725 (1987-04-01), Chantepie
patent: 4808851 (1989-02-01), Chantepie
patent: 4825110 (1989-04-01), Yamaguchi et al.
patent: 4871931 (1989-10-01), Fitzpatrick et al.
patent: 4881044 (1989-11-01), Kinoshita et al.
patent: 4912520 (1990-03-01), Yamamoto et al.
patent: 4939390 (1990-07-01), Coe
Shahriary et al., "Practical Wide Band GaAs Phase Detector", IEEE Conf., Dallas, Tex., Jun. 1982.
"Dynamic Test System for High Speed Mixed Signal Devices", Kiyo Hiwada and Toshio Tamamura, International Test Conference 1987 Proceedings, Paper 15.3, Sep. 1-3, 1987, pp. 370-375.
"Reference Waveform Flat Pulse Generator", James R. Andrews et al., IEEE Transactions on Instrumentation and Measurement, vol. IM-32, No. 1, Mar. 1983, pp. 27 -32.
"A Source Coupled FET Logic--A New Current-Mode Approach to GaAs Logics", Katsu et al., IEEE Transactions on Electron Devices, vol. ED-32, No. 6, Jun. 1985, pp. 1114-1118.
"8 Bit 1 ns Monolithic DAC", Tsutomu Kamoto et al., NIT Atsugi Electrical Communications Laboratories in VLSI Circuits.
"Spectrum Amplitude of Step-Like Waveforms Using the Complete-FFT Technique", Amr M. Shaarawi et al., IEEE Transactions on Instrumentation and Measurement, vol. IM-34, No. 4, Dec. 1985, pp. 537-540.
"GaAs IC High-Speed Frequency Divider Using Low-Power Source Coupled FET Logic (SCFL)", Matsushita Electronics Corp., pp. 29-36, Katsu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flat pulse generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flat pulse generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flat pulse generator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-212584

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.