Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1996-11-29
1999-10-26
Hjerpe, Richard A.
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345147, 345148, G09G 328
Patent
active
059736550
ABSTRACT:
A flat display comprising an address current detecting means 3 for detecting a value of address current consumed for each frame to be displayed on the flat display, a comparator 4 for comparing the address current value detected by the address current detecting means 3 with a given reference value, and an address frequency control means 5 for controlling address frequencies related to a display frame in response to the output of the comparator 4.
REFERENCES:
patent: 3626244 (1971-12-01), Holz
patent: 4225807 (1980-09-01), Ise et al.
patent: 4349819 (1982-09-01), Terakawa
patent: 5311104 (1994-05-01), Antle
patent: 5714968 (1998-02-01), Ikeda
patent: 5757343 (1998-05-01), Nagakubo
Translation of Kuriyama, Japanese Kokai Unexamined Patent Application No. 4-338998, published Nov. 26, 1992.
Fujisaki Takashi
Otsuka Akira
Tajima Masaya
Tomio Sigetoshi
Ueda Toshio
Fujitsu Limited
Hjerpe Richard A.
Marc-Coleman Marthe Y
LandOfFree
Flat display does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flat display, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flat display will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-769629