Flash memory wordline tracking across whole chip

Details Flash memory wordline tracking across whole chip Flash memory wordline tracking across whole chip

1999-10-29

2000-12-19

Zarabian, A.

Static information storage and retrieval

Floating gate

Particular connection

36518505, 365194, G11C 1604

Patent

active

061634816

ABSTRACT:
A wordline tracking structure for use in an array of Flash EEPROM memory cells is provided. The tracking structure serves to match reference and sector core wordline voltages across the entire chip regardless of sector location. The tracking structure includes a second VPXG conductor line operatively connected between sector wordlines of a "far" sector and a reference cell mini-array. The second VPXG conductor line has a substantially smaller time constant than in a first VPXG conductor line operatively connected between an output of a boosting circuit and the sector wordlines of the "far" sector. As a consequence, the reference wordline voltage associated with the reference cell mini-array will track closely the sector wordline voltage during the read operation regardless of the location of the selected sector.

REFERENCES:
patent: 5936895 (1999-08-01), Shirley

Affiliated with

Also associated with

Rating

Flash memory wordline tracking across whole chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory wordline tracking across whole chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory wordline tracking across whole chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-275894