Flash memory structure

Details Flash memory structure Flash memory structure

2008-01-29

2008-01-29

Ferris, Derrick W. (Department: 4136)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S185130

Reexamination Certificate

active

11462985

ABSTRACT:
A flash memory includes: a plurality of switches; a global bit line; and a plurality of memory blocks, each containing a plurality of local bit lines, and a plurality of memory units coupled to the plurality of local bit lines respectively. A first switch couples a first local bit line to the global bit line; a second switch couples a second local bit line to the global bit line; a third switch couples the first local bit line to a first voltage source; and a fourth switch couples the second local bit line to a second voltage source.

REFERENCES:
patent: 5717636 (1998-02-01), Dallabora et al.
patent: 7233514 (2007-06-01), Curatolo et al.

Affiliated with

Also associated with

Rating

Flash memory structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3910410