Flash memory mass storage architecture incorporation wear leveli

Details Flash memory mass storage architecture incorporation wear leveli Flash memory mass storage architecture incorporation wear leveli

1993-03-26

1995-12-26

Chan, Eddie P.

Static information storage and retrieval

Magnetic bubbles

Guide structure

395435, 395483, 395412, 395492, 395490, 365900, 364DIG1, 3642446, 3642452, 3642468, 3642551, 364249, G06F 1202, G06F 1214

Patent

active

054796385

ABSTRACT:
A semiconductor mass storage device can be substituted for a rotating hard disk. The device avoids an erase cycle each time information stored in the mass storage is changed. (The erase cycle is understood to include, fully programming the block to be erased, and then erasing the block.) Erase cycles are avoided by programming an altered data file into an empty mass storage block rather than over itself as a hard disk would. Periodically, the mass storage will need to be cleaned up. Secondly, a circuit for evenly using all blocks in the mass storage is provided. These advantages are achieved through the use of several flags, a map to directly correlate a logical address of a block to a physical address of that block and a count register for each block. In particular, flags are provided for defective blocks, used blocks, old version of a block, a count to determine the number of times a block has been erased and written and erase inhibit.

REFERENCES:
patent: 4943962 (1990-07-01), Imamiya et al.
patent: 5043940 (1991-08-01), Harari
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5095344 (1992-03-01), Harari
patent: 5134589 (1992-07-01), Hamano
patent: 5155705 (1992-10-01), Goto et al.
patent: 5163021 (1992-11-01), Mehrotra
patent: 5168465 (1992-12-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5270979 (1993-12-01), Harari et al.
patent: 5283882 (1994-02-01), Smith et al.
patent: 5303198 (1994-04-01), Adachi et al.
patent: 5337275 (1994-08-01), Garner
patent: 5341330 (1994-08-01), Wells et al.
patent: 5341339 (1994-08-01), Wells
patent: 5341368 (1994-08-01), Henning et al.
patent: 5353256 (1994-10-01), Fandrich et al.
patent: 5357475 (1994-10-01), Hasbun et al.
patent: 5404485 (1995-04-01), Ban
Kai Hwang & Faye A. Briggs, "Computer Architechture and Parallel Processing", McGraw-Hill, p. 64, 1984.
T. Nozaki et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application," IEEE Journal of Solid-State Circuits, vol. 26, No. 4, pp. 497-501, Apr. 1991.
S. Leibson, "Nonvolatile in-circuit-reprogrammable memories," EDN, Jan. 3, 1991, pp. 89-102.
W. Lahti and D. McCarron, "Store Data in a Flash," BYTE, Nov. 1990, pp. 311-318.
D. Auclair, "Optimal Solid State Disk Architecture For Portable Computers," SunDisk, presented at The Silicon Valley PC Design Conference, Jul. 9, 1991.
S. Mehroura et al., "Serial 9Mb Flash EEPROM for Solid State Disk Applications," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 24-25.

Affiliated with

Also associated with

Rating

Flash memory mass storage architecture incorporation wear leveli does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory mass storage architecture incorporation wear leveli, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory mass storage architecture incorporation wear leveli will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1376581