Flash memory erase method

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185300, C365S185260

Reexamination Certificate

active

06545911

ABSTRACT:

CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 90109498, filed Apr. 20, 2001.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates in general to an operation of a memory device, and more particularly, to a flash memory erase method.
2. Description of the Related Art
The flash memory is the most common non-volatile memory (NVM) and has a high device integration and an erase rate much higher than other kinds of non-volatile memories. In many flash memories, an erase operation is performed by applying a negative bias V
g
to the gate of the memory cells thereof, and a positive bias V
d
to the source/drain region. The difference between the biases V
g
and V
d
has to be sufficiently large to cause a tunneling effect such that the electron in the gate can tunnel to the substrate.
Due to the difference of process condition, the bias V
d
required to erase the memory of each memory cell has a distribution range. The distribution range basically covers the erase voltage for most of the memories. Although a single value of V
d
equal to or over the maximum of the distribution range can erase the memories of most memory cells, it is easy to damage the memory cells thereby. Therefore, the conventional erase method of the flash memory uses a step-by-step manner to increase the bias V
d
applied to the source/drain region. After the end of each step, an inspection operation is performed until it is confirmed that all the memories of the memory cells have been erased.
The above method insures that the memory of all the memory cells has been erased. However, an inspection step is required each time after raising the bias V
d
. As 10 Kbit or 100 Kbit is used as an inspection unit for the inspection operation, a very long time is consumed. Thus, the erase operation time cannot be shortened.
SUMMARY OF THE INVENTION
The invention provides a flash memory erase method. A bias V
g
is applied to a gate of a memory cell, and a bias V
d
is applied to a source/drain region of the memory cell to perform an erase operation. The bias V
d
gradually increases from an initial value to a predetermined value. While increasing the bias V
g
, no inspection step is performed. The memory cells are inspected to determine whether the memory thereof has been entirely erased. If yes, the erase operation is complete. If not, a voltage raise erase-inspection step is performed at least once until the memory of all the memory cells has been erased. The ith voltage raise erase-inspection step includes a voltage raise erase step for a time period T(i) and an inspection step afterwards. The bias V
d
for the first voltage raise erase step is higher than the predetermined value. When i>1, the bias V
d
of the ith voltage raise erase step is higher than that of the (i−1)th voltage raise erase step.
As mentioned above, in the flash memory erase method in the invention, while increasing the initial value of the bias V
d
applied to the source/drain region to the predetermined value, no inspection step is required. The overall operation time for the erase operation is thus greatly reduced.
Both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.


REFERENCES:
patent: 5357476 (1994-10-01), Kuo et al.
patent: 5901090 (1999-05-01), Haddad et al.
patent: 6091642 (2000-07-01), Pasotti et al.
patent: 6188609 (2001-02-01), Sunkawavalli et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flash memory erase method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory erase method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory erase method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3103504

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.