Flash memory device with byte erase

Details Flash memory device with byte erase Flash memory device with byte erase

2005-03-15

2005-03-15

Hoang, Huan (Department: 2818)

Static information storage and retrieval

Floating gate

Particular connection

C365S185110, C365S185290

Reexamination Certificate

active

06868009

ABSTRACT:
A process and a memory architecture is based on “vertical” pages, and support byte by byte erasure. A byte within a “vertical” page is erased, and then other bytes within the “vertical” page sharing bit lines with the erased byte, are subjected to a program verify operation after exposure to the stress caused by the erase process. The other bytes in the page are re-programmed to recover the data if they fail verify. Therefore, byte erase is executed without the erase/re-program cycling, and only memory cells within the same vertical page as the erased byte, which suffer stress from the erase potentials on the shared bit lines sufficient to shift their thresholds out of range, are re-programmed.

REFERENCES:
patent: 5646890 (1997-07-01), Lee et al.
patent: 6222775 (2001-04-01), Cappelletti
patent: 6510081 (2003-01-01), Blyth et al.
patent: 6717846 (2004-04-01), Lee et al.
patent: 20040027856 (2004-02-01), Lee et al.

Affiliated with

Also associated with

Rating

Flash memory device with byte erase does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory device with byte erase, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory device with byte erase will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3406010