Flash memory device including circuitry for selecting a...

Details Flash memory device including circuitry for selecting a... Flash memory device including circuitry for selecting a...

2000-04-26

2001-05-22

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185230

Reexamination Certificate

active

06236594

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to nonvolatile semiconductor memory devices and, more particularly, to a flash memory device including circuitry for selecting a memory block.
BACKGROUND OF THE INVENTION
Semiconductor memory devices for storing data are generally classified into volatile and nonvolatile semiconductor memory devices. When power is turned off, the volatile memory devices lose their data. The nonvolatile memory devices maintain their data even when the power is turned off. As such, the nonvolatile semiconductor memory devices are widely used in applications where power is suddenly interrupted.
One nonvolatile semiconductor memory device is a flash memory device. Flash memory devices comprise electrically erasable and programmable ROM cells that are referred to as flash EEPROM cells. A flash EEPROM cell generally includes a cell transistor that has a semiconductor substrate (or bulk) of a first conductivity type (e.g., P-type), source and drain regions of a second conductivity type (e.g., N-type) spaced from each other, a floating gate for storing charges and positioned over a channel region between the source and drain regions, and a control gate positioned over the floating gate.
As will be understood by those skilled in the art, a flash memory device might contain a column-by-column array of NAND EEPROM cells having the general construction illustrated in FIGS. 11.58 and 11.59, pp. 603-04, from
Semiconductor Memories
by B. Price et al., published by John Wiley & Sons Ltd. (1991), which is hereby incorporated by reference.
FIG. 1
is a block diagram of a conventional flash memory device having the above-mentioned cell structure. The conventional memory device
1
includes an array
10
divided into a plurality of memory blocks BLK
0
-BLKi. Each of the memory blocks BLK
0
-BLKi includes a plurality of strings illustrated in FIG.
2
. Each string is connected to a corresponding bit line BLm (m=0-i), and has a string select transistor SST, a ground select transistor GST, and a plurality of flash EEPROM cell transistors Mn (e.g., n=0-15) connected in series between the source of the string select transistor SST and the drain of the ground select transistor GST. The drain of the string select transistor SST in each string is connected to a corresponding bit line BLi, the source of the ground select transistor GST is coupled to a common source line (or a common signal line) CSL. Gates of the string select transistors SST are commonly connected to a string select line SSL and gates of the ground select transistors GST are coupled in common to a ground select line GSL. Control gates of the flash EEPROM cell transistors M
0
-M
15
in each string are commonly coupled to a corresponding one of word lines WL
0
-WL
15
. The bit lines BL
0
-BLi are electrically connected to a sense amplifier circuit
18
shown in FIG.
1
. As is well known to those skilled in the art, the sense amplifier circuit
18
of the NAND-type flash memory device is composed of a plurality of page buffers (not shown).
Returning to
FIG. 1
, the conventional NAND-type flash memory device
1
further comprises a pre-decoder circuit
12
, a block select circuit
14
, a drive circuit
16
, an Y-pass gate circuit
20
, and an input/output buffer circuit
22
. The block select circuit
14
selects one of the memory blocks BLK
0
-BLKi responsive to signals output from the pre-decoder circuit
12
, and supplies the lines SSL, WL
0
-WLi, and GSL of the selected memory block with drive voltages from the drive circuit
16
depending on each of program and read modes of operation.
Referring to
FIG. 2
, a portion of a block select circuit
14
corresponding to a memory block BLKi is illustrated. Although not shown, block select circuits associated with other memory blocks will be configured the same as those shown in FIG.
2
. The block select circuit
14
is composed of a block select signal generator
15
(serving as a block select decoder) for generating a block select signal BLSELi in response to a block select address. A plurality of block select transistors BT
0
-BT
17
have sources connected to the string select line SSL, the word lines WL
0
-WL
15
, and the ground select line GSL. Drains of the transistors BT
0
-BT
17
are connected to drive lines SS, CG
0
-CG
15
and GS for transferring corresponding drive voltages from the drive circuit
16
. The gates of the block select transistors BT
0
-BT
17
are coupled in common to the block select signal generator
15
to receive the block select signal BSELi. Thus, the block select transistors BT
0
-BT
17
are simultaneously turned on/off by the block select signal BSELi.
To program an EEPROM cell transistor in a selected memory block, a block select signal BSELi will be activated high. This causes the select transistors BT
0
-BT
17
of the block select circuit
14
(corresponding to the selected memory block) to be simultaneously turned on. On the other hand, block select signals corresponding to deselected memory blocks are deactivated, turning off the select transistors BT
0
-BT
17
of the deselected block select circuits. As a result, the string select line SSL, the word lines WL
0
-WL
15
, and the ground select line GSL of the selected memory block are electrically coupled to corresponding drive lines SS, CG
0
-CG
15
, and GS whereas the string select line SSL, the word lines WL
0
-WL
15
, and the ground select line GSL of respective deselected memory blocks float.
During the program mode of operation, the string and ground select lines SSL and GSL, respectively, of the selected memory block are respectively driven with voltages VCC and VSS through corresponding block select transistors BS
0
and BS
17
. A selected one (e.g., WL
0
) of the word lines WL
0
-WL
15
is driven with a program voltage Vpgm (e.g., 18V) through a corresponding block select transistor (e.g., BT
1
) while deselected wordlines (e.g., WL
1
-WL
15
) are respectively driven with a high voltage Vpass (e.g., 8V) through corresponding block select transistors (e.g., BT
2
-BT
16
). To drive the selected word line with the program voltage Vpgm and the deselected word lines with the high voltage Vpass, a voltage of the block select signal BSELi must be set at about Vpgm+Vth (Vth is the threshold voltage of each block select transistor).
Because of the above-mentioned bias condition for the block select transistors, a voltage difference of Vth between the gate and the drain of the transistor BT
1
and a voltage difference of Vpgm−Vpass+Vth between the gate and the drain of each transistor BT
2
-BT
16
develops. However, a voltage difference of about Vpgm+Vth occurs between the gate and the drain of the block select transistor BT
17
coupled to the ground select line GSL. Similarly, a voltage difference of about Vpgm occurs between the gate and the drain of the block select transistor BT
0
coupled to the string select line SSL. Thus, the block select transistors BT
0
and BT
17
are subjected to the stress of voltage differences between Vpgm+Vth and Vpgm resulting in a decline of their characteristics. By re-programming under the bias condition above described, the block select transistors BT
0
and BT
17
are subjected to even greater stress than other block select transistors BT
1
-BT
16
, resulting in an even greater decline of their characteristics.
SUMMARY OF THE INVENTION
It is therefore an object of the invention to provide a flash memory device including a block select circuit that minimizes the stress placed on block select transistors.
The nonvolatile semiconductor memory device of the present invention includes a memory block including a string having a string select transistor responsive to a string select line, a ground select transistor responsive to a ground select line, and a plurality of EEPROM cells responsive to a corresponding plurality of word lines, the plurality of EEPROM cells being serially connected between the string select transistor and the ground select transistor; a first block select transistor coupled

Affiliated with

Also associated with

Rating

Flash memory device including circuitry for selecting a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory device including circuitry for selecting a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory device including circuitry for selecting a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2506106