Flash memory comprising an erase verify algorithm integrated...

Details Flash memory comprising an erase verify algorithm integrated... Flash memory comprising an erase verify algorithm integrated...

2005-05-10

2005-05-10

Elms, Richard (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185090, C365S185030

Reexamination Certificate

active

06891756

ABSTRACT:
An electrically erasable and programmable memory includes memory cells and a verify-program device. The memory also includes an erase verify device arranged for supplying an erase verify signal having a determined value when a datum read in a memory cell during a first verify-program cycle has an erase logic value. Application particularly to performing a blank verify test in serial input/output Flash memories.

REFERENCES:
patent: 4460982 (1984-07-01), Gee et al.
patent: 4763305 (1988-08-01), Kuo
patent: 6501682 (2002-12-01), Yoshida
patent: 6519180 (2003-02-01), Tran et al.
patent: 20010048609 (2001-12-01), Hikida
patent: 20030101390 (2003-05-01), Di Zenzo et al.
patent: 0 782 147 (1997-07-01), None

Affiliated with

Also associated with

Rating

Flash memory comprising an erase verify algorithm integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory comprising an erase verify algorithm integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory comprising an erase verify algorithm integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3436737