Flash memory circuitry

Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S268000, C257S296000, C257S499000, C257S505000, C257S701000

Reexamination Certificate

active

06674145

ABSTRACT:

TECHNICAL FIELD
This invention relates generally to FLASH memory and to methods of forming FLASH memory.
BACKGROUND OF THE INVENTION
Memory is but one type of integrated circuitry. Some memory circuitry allows for both on-demand data storage and data retrieval. For example, memories which allow both writing and reading, and whose memory cells can be accessed in a random order independent of physical location, are referred to as random-access memories (RAM). Read-only memories (ROMs) are those in which only the read operation can be performed rapidly. Entering data into a read-only memory is typically referred to as programming, and the operation is considerably slower than the writing operation utilized in random-access memory. With random-access memory, information is typically stored with respect to each memory cell either through charging of a capacitor or the setting of a state of a bi-stable flip-flop circuit. With either, the stored information is destroyed when power is interrupted. Read-only memories are typically non-volatile, with the data being entered during manufacturing or subsequently during programming.
Some read-only memory devices can be erased as well as written to by a programmer. Erasable read-only memory typically depends on the long-term retention of electronic charge as the information storage mechanism. The charge is typically stored on a floating semiconductive gate, such as polysilicon. One type of read-only memory comprises FLASH memory. Such memory can be selectively erased rapidly through the use of an electrical erase signal.
A FLASH memory cell typically comprises a single floating gate transistor. For multiple storage cells, such as used in large semiconductor memories, the storage cells of the memory are arranged in an array consisting of rows and columns. The rows are typically considered as comprising individual conductive gate lines formed as a series of spaced floating gates received along a single conductive line (hereafter referred to as “a line of floating gates”). Source and drain regions of the cells are formed relative to active area of a semiconductor substrate, with the active areas being generally formed in lines running substantially perpendicular to the lines of floating gates. The sources and drains are formed on opposing sides of the lines of floating gates within the active area with respect to each floating gate of the array. Thus, lines (rows) of programmable transistors are formed.
Electrical connections are made with respect to each drain to enable separate accessing of each memory cell. Such interconnections are arranged in lines comprising the columns of the array. The sources in FLASH memory, however, are typically all interconnected and provided at one potential, for example ground, throughout the array. Accordingly, the source regions along a given line of floating gates are typically all provided to interconnect within the substrate in a line running parallel and immediately adjacent the line of floating gates. These regions of continuously running source area are interconnected outside of the array, and strapped to a suitable connection for providing the desired potential relative to all the sources within the array. Accordingly, prior art techniques have been utilized to form a line of continuously running implanted source material within the semiconductor substrate and running parallel with the floating gate word lines.
In a principal technique of achieving the same, the substrate has first been fabricated to form field oxide regions by LOCOS. The fabrication forms alternating strips of active area and LOCOS field oxide running substantially perpendicular to the floating gate word lines which will be subsequently formed. Thus running immediately adjacent and parallel with the respective word lines will be an alternating series of LOCOS isolation regions and active area regions on both the source and drain sides of a respective line of floating gates. After forming the lines of floating gates and to provide a continuous line of essentially interconnected source regions, the substrate is masked to form an exposed area on the source side of the respective lines of floating gates. The LOCOS oxide is then selectively etched relative to the underlying substrate. This leaves a series of spaced trenches along the lines of floating gates the result of removal of oxide from the previously oxidized substrate which formed the LOCOS regions.
Non-recessed LOCOS in fabrication of FLASH memory in this manner is typically very shallow relative to the semiconductor substrate (i.e., less than 1500 Angstroms deep). This leaves a gradual, almost sinusoidal, undulating surface of exposed semiconductor substrate running in lines substantially parallel and immediately adjacent the lines of floating gates on the desired source side. With the gently sloping sidewalls of the trenches or recesses left by the LOCOS oxide removal, one or more source ion implant steps are conducted through the mask openings of the remaining photoresist layer. The result is formation of a continuously and conductively doped source line within the semiconductor substrate immediately adjacent the line of floating gates. Circuitry fabrication and isolation of adjacent circuitry within a semiconductor substrate can also be achieved with a trench isolation that is different from LOCOS. For example, trenches can initially be etched within a semiconductor substrate and subsequently filled with an insulating material, such as high density plasma deposited oxide. Such trenches can and are sometimes made considerably deeper relative to the outer substrate surface as compared to the oxidation depth of LOCOS. Accordingly, the etching typically produces elongated, deeper and straighter sidewalls than LOCOS. Further, the FLASH memory circuitry includes both an array of the FLASH memory cells and peripheral circuitry outside of the array for accessing data within the array. The isolation requirements of the periphery are typically greater than that of the array, meaning the trench depth across the substrate has historically been optimized for the periphery to achieve adequate isolation. Unfortunately, this leads to increased array source line resistance. This is due to the effectively longer source line which is formed. Further, the elongation results from longer trench sidewalls where resistance is typically greatest due to typical shallower source implant there versus the bases and substrate area between trenches.
SUMMARY
The invention includes FLASH memory and methods of forming FLASH memory. In one implementation, a method of forming FLASH memory circuitry having an array of memory cells and having FLASH memory peripheral circuitry operatively configured to at least read from the memory cells of the array, includes forming a plurality of spaced isolation trenches within a semiconductor substrate within a FLASH memory array area and within a FLASH peripheral circuitry area peripheral to the memory array area. The forming includes forming at least some of the isolation trenches within the FLASH memory array to have maximum depths which are different within the substrate than at least some of the isolation trenches within the FLASH peripheral circuitry area.
In one: implementation, a method of forming FLASH memory circuitry having an array of memory cells and having FLASH memory peripheral circuitry operatively configured to at least read from the memory cells of the array, includes forming a plurality of spaced isolation trenches within a semiconductor substrate within a FLASH memory array area and within a FLASH peripheral circuitry area peripheral to the memory array area. The forming includes forming at least some of the isolation trenches within the FLASH memory array to have sidewalls which are angled differently relative to the semiconductor substrate than sidewalls of at least some of the isolation trenches of the FLASH peripheral circuitry area.
In one implementation, FLASH memory circuitry includes a semiconductor substrate having a FLASH memory array area and hav

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flash memory circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory circuitry will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3219604

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.