Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2002-09-03
2004-06-01
Auduong, Gene (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185280, C365S185330
Reexamination Certificate
active
06744668
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of Invention
The present invention pertains to the field of non-volatile memories. More particularly, this invention relates to a non-volatile memory array that includes self-aligned dual function bit lines and asymmetrical source and drain junctions.
2. Description of the Related Art
Prior non-volatile memories typically include an array of memory cells which are accessible via a matrix of control lines. Such control lines typically include dedicated bit lines that couple to the drain regions of the memory cells. In addition, such control lines usually include word lines that couple to the control gates of the memory cells and dedicated V
ss
lines that couple to the source regions of the memory cells.
Such dedicated bit lines are typically formed from a metal such as aluminum. Such word lines are commonly formed of a polysilicon material or polycide material that includes a refractory metal. Such prior memory arrays typically include drain contact areas that provide electrical coupling between the drain regions of the memory cells and the dedicated bit lines.
Such drain contact areas are usually defined by the photo lithographic printing equipment employed in the particular memory device manufacturing process. Typically, such printing equipment is characterized by a minimum feature size for forming areas on the memory array including the drain contact areas. As a consequence, each drain contact area consumes a fixed minimum area of integrated circuit die space according to the minimum feature size inherent with the particular printing equipment.
Unfortunately, the integrated circuit die space consumed by such drain contact features limits the density of a memory array for a given area of integrated circuit die space. Such density limitations commonly require that high capacity memory arrays be implemented on larger silicon substrates. Such larger silicon substrates usually increases the overall cost of such memory devices.
One prior method for eliminating such drain contact features in a nonvolatile memory array is to employ an array architecture that may be referred to as a virtual ground architecture. Such a virtual ground array includes dual-function control lines that function as both bit lines and V
ss
lines. Such a virtual ground array usually obviates the need for forming drain contact features for dedicated bit lines.
The dual function control lines in prior virtual ground memory arrays are typically formed by masking, dopant implant, and thermal diffusion process steps. Such a process that employs masking and thermal diffusion process steps usually causes migration of the implanted dopant into areas outside of the control line areas defined by the mask. Such dopant migration typically requires increased spacing of control lines in order to provide electrical isolation of the control lines from other areas of the memory array. Unfortunately, such increased spacing of control lines usually reduces the density of memory cells formed by such a process.
SUMMARY
The present invention, roughly described, provides for a flash memory formed by a process wherein at least two parallel stacked gate strips are formed on a silicon substrate such that the stacked gate strips are separated by a plurality of field oxide islands. A first junction and a second junction are then formed in each of a set of source/drain regions located between the stacked gate strips and between the field oxide islands. A chemical etch is then applied to form the field oxide islands into pairs of oxide spacers and to expose a continuous strip of the silicon substrate between the oxide spacers and over the source/drain regions. A dopant is implanted into the continuous strip to form a control line to the first and second junctions such that the control line is aligned by the oxide spacers.
One embodiment of the flash memory device includes a plurality of stacked gate islands, one or more source/drain regions between at least a subset of the plurality of stacked gate islands, a first junction in each of the source/drain regions, a second junction in each of the source/drain regions and a dual function control line in the source/drain regions. The first junction and second junction are asymmetrical. Another embodiment of the flash memory device includes a stacked gate structure, a first source/drain region, a first junction in the first source/drain region, a second junction in the first source/drain region, a first dual function control line in the first source/drain region, a second source/drain region, a third junction in the second source/drain region, a fourth junction in the second source/drain region and a second dual function control line in the second source/drain region.
A flash memory of the present invention can be operated by one of many various alternative methods. One embodiment method includes programming a flash memory cell using a first source/drain region as a drain and a second source/drain region as a source; and reading the flash memory cell using the first source/drain region as the source and the second source/drain region as the drain. In another embodiment, the method includes connecting the second dual function control to a ground potential while programming the flash memory, and connecting the first dual function control line to the ground potential while reading the flash memory cell.
In yet another embodiment, the method of operating the flash memory cell includes programming the flash memory cell using the first source/drain region as a drain and the second source/drain region as a source such that the step of programming includes transferring electrons from the floating gate to the drain.
The flash memory is read using the second source/drain region as a drain and the first source/drain region as a source.
Other objects, features and advantages of the present invention will be apparent from the detailed description that follows.
REFERENCES:
patent: 5132935 (1992-07-01), Ashmore, Jr.
patent: 5191556 (1993-03-01), Radjy
patent: 5202576 (1993-04-01), Liu et al.
patent: 5235544 (1993-08-01), Caywood
patent: 5273923 (1993-12-01), Chang et al.
patent: 5293212 (1994-03-01), Yamamoto et al.
patent: 5306658 (1994-04-01), Gill
patent: 5349220 (1994-09-01), Hong
patent: 5474947 (1995-12-01), Chang et al.
patent: 5477499 (1995-12-01), Van Buskirk et al.
patent: 5481493 (1996-01-01), Bergemont
patent: 5506431 (1996-04-01), Thomas
patent: 5541875 (1996-07-01), Liu et al.
patent: 5596531 (1997-01-01), Liu et al.
patent: 5837584 (1998-11-01), Lu et al.
patent: 5943262 (1999-08-01), Choi
patent: 6001689 (1999-12-01), Van Buskirk et al.
patent: 6266281 (2001-07-01), Derhacobian et al.
patent: 6330190 (2001-12-01), Wang et al.
patent: 6347054 (2002-02-01), Wang et al.
patent: 6366499 (2002-04-01), Wang et al.
patent: 6492675 (2002-12-01), Van Buskirk et al.
patent: 3105971 (1991-05-01), None
U.S. patent application Ser. No. 09/008,162, Van Buskirk, et al., filed Jan. 16, 1998.
Bellezza et al., “A New Self-Aligned Field Oxide Cell for Multimegabit EPROMs,” International Electron Devices Meeting 1989, Technical Digest (Cat. No. 89CH2637-7), pp. 579-582, 1989.
Ming-Bing Chang, Umesh Sharma and Shih K. Cheng “An Improved Model For The Erase Operation Of A Flotox EEPROM Celi,” Solid-State Electronics, vol. 35, No. 10 , Pergamon Press Ltd., 1992, pp. 1513-1520.
Sameer Haddad, Chi Chang, Balaji Swaminathan and Jih Lien “Degradations Due To Hole Trapping In Flash Memory Cells” IEEE Electron Device Lett., vol. 10, No. 3, Mar. 1989, pp. 117-119.
Kanamori et al., “A New Source-Side Injection EPROM (SIEPROM) Cell for 3-V Only Flash Memory,” The 14thAnnual IEEE Nonvolatile Semiconductor Memory Workshop, Aug. 13-16, 1995.
Kobayashi et. al., Memory Array Architecture and Decoding Scheme for 3V Only Sector Erasable DINOR Flash Memory, IEEE Journal of Solid-State Circuits, V29, N 4, Apr. 1994.
Ohi et al. “An Asymmetrical Offset Source/Drain Structure for Virtual Ground Array Flash Memory with DINOR Operation,” Proceedings of IEEE VLSI Technology Symposium 1993, pp. 57-58
Chang Chi
Van Buskirk Michael A.
Advanced Micro Devices , Inc.
Auduong Gene
Fliesler Meyer LLP.
LandOfFree
Flash memory array with dual function control lines and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory array with dual function control lines and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory array with dual function control lines and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3312317