Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-03-18
1998-12-08
Nguyen, Tan T.
Static information storage and retrieval
Floating gate
Particular biasing
36518904, G11C 1606
Patent
active
058480005
ABSTRACT:
A flash memory address decoder includes a plurality of voltage terminals to receive a plurality of voltages, an address terminal to receive a plurality of address signals and a procedure terminal to receive a procedure signal. A block decoder is coupled to the address terminal and configured to decode a portion of the address signals to provide a block select signal. A wordline decoder is coupled to the address terminal and configured to decode a portion of the address signals to provide a wordline select signal. A wordline selector circuit is coupled to the block decoder and the wordline decoder and configured to receive the block select signal and the wordline select signal and to activate addressed wordlines, where the wordline selector is configured to selectively activate addressed wordlines in the flash transistor array and to provide at least two different operational voltages simultaneously on different wordlines in the flash transistor array to accomplish a predetermined procedure responsive to the procedure signal. In one embodiment, a the address decoder includes a latch structure that latches addressed wordlines and provides operational voltages to the wordlines. In another embodiment, the block decoder and wordline decoder include latch structures that latch the block select signal and the wordline select signal to provide operational voltages to the wordline selector. Advantages of the invention include high accuracy and flexibility to read, erase and program the flash memory.
REFERENCES:
patent: 4599708 (1986-07-01), Schuster
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5233565 (1993-08-01), Wang
patent: 5337281 (1994-08-01), Kobayashi et al.
patent: 5361343 (1994-11-01), Kosonocky et al.
patent: 5369619 (1994-11-01), Ohba
patent: 5416738 (1995-05-01), Shrivastava
patent: 5469384 (1995-11-01), Lacey
patent: 5485423 (1996-01-01), Tang et al.
Hsu Fu-Chang
Lee Peter W.
Tsao Hsing-Ya
Aplus Flash Technology Inc.
Nguyen Tan T.
LandOfFree
Flash memory address decoder with novel latch structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory address decoder with novel latch structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory address decoder with novel latch structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-185187