Static information storage and retrieval – Floating gate – Particular biasing
Patent
1990-11-09
1993-08-10
Clawson, Jr., Joseph E.
Static information storage and retrieval
Floating gate
Particular biasing
365218, 365900, 257322, 257900, G11C 1134, G11C 700
Patent
active
052355446
ABSTRACT:
A flash EPROM cell may be erased by placing a negative voltage on the control gate of a flash EPROM cell having spaced apart source and drain regions in a semiconductor substrate, and having a floating gate, a control gate and a sidewall gate, while biasing the drain at a positive voltage.
REFERENCES:
patent: 4004159 (1977-01-01), Rai et al.
patent: 4399523 (1983-08-01), Gerber et al.
patent: 5060195 (1991-10-01), Gill et al.
patent: 5070480 (1991-12-01), Caywood
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5097444 (1992-03-01), Fong
patent: 5103273 (1992-04-01), Gill et al.
patent: 5126808 (1992-06-01), Montalvo et al.
Caywood John
Clawson Jr. Joseph E.
D'Alessandro Kenneth
Dinh Son
LandOfFree
Flash EPROM cell and method for operating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash EPROM cell and method for operating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EPROM cell and method for operating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1731148