Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-09-06
1999-06-01
Zarabian, A.
Static information storage and retrieval
Floating gate
Particular biasing
36518509, G11C 1604
Patent
active
059093951
ABSTRACT:
In a flash EEPROM where erasing and verifying operations are repeated until the threshold voltages of memory cells reach a predetermined value, a negative voltage is applied, at the time of verification, to the control gate electrode of each cell on a nonselected row, so that the verification is rendered possible despite the existence of any overerased memory cell in the nonselected area, and then the overerased cell is rewritten to be released from the overerased state, whereby the threshold voltage distribution of the memory cells is settable in a narrow range. And by the provision of a means for converting an external designated address to an internal chip address, the storage area designated by the external address is shifted or circulated in the chip every time the data is erased, so that the number of repeatable reprogramming actions is increased apparently in the flash EEPROM.
REFERENCES:
patent: 5297103 (1994-03-01), Higuchi
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5359570 (1994-10-01), Hsu et al.
patent: 5367484 (1994-11-01), Alexander et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5390148 (1995-02-01), Saito
patent: 5418752 (1995-05-01), Harari et al.
patent: 5524231 (1996-06-01), Brown
Sony Corporation
Zarabian A.
LandOfFree
Flash EEPROM with erase verification and address scrambling arch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash EEPROM with erase verification and address scrambling arch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EEPROM with erase verification and address scrambling arch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-959476