Flash eeprom system with defect handling

Details Flash eeprom system with defect handling Flash eeprom system with defect handling

1994-05-25

1997-09-23

Chung, Phung

Excavating

365200, 39518203, 39518201, G06F 1100

Patent

active

056712294

ABSTRACT:
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.

REFERENCES:
patent: 3633175 (1972-01-01), Harper
patent: 4051354 (1977-09-01), Choate
patent: 4250570 (1981-02-01), Tsang et al.
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4354253 (1982-10-01), Naden
patent: 4355376 (1982-10-01), Gould
patent: 4380066 (1983-04-01), Spencer et al.
patent: 4405952 (1983-09-01), Slakmon
patent: 4422161 (1983-12-01), Kressel et al.
patent: 4450559 (1984-05-01), Bond et al.
patent: 4463450 (1984-07-01), Haeusele
patent: 4479214 (1984-10-01), Ryan
patent: 4493075 (1985-01-01), Anderson et al.
patent: 4498146 (1985-02-01), Martinez
patent: 4514830 (1985-04-01), Hagiwara et al.
patent: 4525839 (1985-07-01), Nozawa et al.
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 4601031 (1986-07-01), Walker et al.
patent: 4612640 (1986-09-01), Mehrotra et al.
patent: 4617651 (1986-10-01), Ip et al.
patent: 4654847 (1987-03-01), Dutton
patent: 4672240 (1987-06-01), Smith et al.
patent: 4688219 (1987-08-01), Takamea
patent: 4733394 (1988-03-01), Giebel
patent: 4746998 (1988-05-01), Robinson et al.
patent: 4757474 (1988-07-01), Fukushi et al.
patent: 4768193 (1988-08-01), Takamae
patent: 4774700 (1988-09-01), Satoh et al.
patent: 4794568 (1988-12-01), Lim et al.
patent: 4796233 (1989-01-01), Awaya et al.
patent: 4827452 (1989-05-01), Toyama et al.
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4914529 (1990-04-01), Bonke
patent: 4920518 (1990-04-01), Nakamura et al.
patent: 4924331 (1990-05-01), Robinson et al.
patent: 4942556 (1990-07-01), Sasaki et al.
patent: 4945535 (1990-07-01), Hosotani et al.
patent: 4949309 (1990-08-01), Rao
patent: 4953122 (1990-08-01), Williams
patent: 5043940 (1991-08-01), Harari
patent: 5123016 (1992-06-01), Miiler et al.
patent: 5134616 (1992-07-01), Barth et al.
patent: 5297148 (1994-03-01), Harari et al.
Jex "Flash Memory B10S for PC and Notebook Computers." 1991 IEEE.
Wilson, "1-Mbit flash memories seek their role in the system design," Computer Design, vol. 28, No. 5, pp. 30 and 32, (Mar. 1989).

Affiliated with

Also associated with

Rating

Flash eeprom system with defect handling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash eeprom system with defect handling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash eeprom system with defect handling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1941097