Static information storage and retrieval – Floating gate – Data security
Reexamination Certificate
1998-07-13
2008-12-02
Le, Vu A (Department: 2824)
Static information storage and retrieval
Floating gate
Data security
C365S185110
Reexamination Certificate
active
07460399
ABSTRACT:
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.
REFERENCES:
patent: 3895360 (1975-07-01), Cricchi et al.
patent: 3898632 (1975-08-01), Spencer, Jr.
patent: 3906455 (1975-09-01), Houston et al.
patent: 3914750 (1975-10-01), Hadden, Jr.
patent: 4044339 (1977-08-01), Berg
patent: 4058799 (1977-11-01), George et al.
patent: 4064405 (1977-12-01), Cricchi et al.
patent: 4090258 (1978-05-01), Cricchi
patent: 4115850 (1978-09-01), Houston et al.
patent: 4130890 (1978-12-01), Adam
patent: 4141081 (1979-02-01), Horne et al.
patent: 4193128 (1980-03-01), Brewer
patent: 4241424 (1980-12-01), Dickson et al.
patent: 4279024 (1981-07-01), Schrenk
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4377857 (1983-03-01), Tickle
patent: 4412309 (1983-10-01), Kuo
patent: 4428047 (1984-01-01), Hayn et al.
patent: 4433387 (1984-02-01), Dyer et al.
patent: 4460982 (1984-07-01), Gee et al.
patent: 4468729 (1984-08-01), Schwartz
patent: 4521853 (1985-06-01), Guttag
patent: 4527257 (1985-07-01), Cricchi
patent: 4642798 (1987-02-01), Rao
patent: 4685084 (1987-08-01), Canepa
patent: 4751678 (1988-06-01), Raghunathan
patent: 4752871 (1988-06-01), Sparks et al.
patent: 4758986 (1988-07-01), Kuo
patent: 4758988 (1988-07-01), Kuo
patent: 4763305 (1988-08-01), Kuo
patent: 4780855 (1988-10-01), Iida et al.
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4811293 (1989-03-01), Knothe et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4827452 (1989-05-01), Toyama et al.
patent: 4839705 (1989-06-01), Tigelaar et al.
patent: 4841482 (1989-06-01), Kreifels et al.
patent: 4860228 (1989-08-01), Carroll
patent: 4860261 (1989-08-01), Kreifels et al.
patent: 4860262 (1989-08-01), Chiu
patent: 4882642 (1989-11-01), Tayler et al.
patent: 4887234 (1989-12-01), Iijima
patent: 4920478 (1990-04-01), Furuya et al.
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4933906 (1990-06-01), Terada et al.
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 4949309 (1990-08-01), Rao
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 5022001 (1991-06-01), Kowalski et al.
patent: 5033023 (1991-07-01), Hsia et al.
patent: 5043940 (1991-08-01), Harari
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5084843 (1992-01-01), Mitsuishi et al.
patent: 5168465 (1992-12-01), Harari
patent: 5224070 (1993-06-01), Fandrich et al.
patent: 5267218 (1993-11-01), Elbert
patent: 5268870 (1993-12-01), Harari
patent: 5301161 (1994-04-01), Landgraf et al.
patent: 5341330 (1994-08-01), Wells et al.
patent: 5363334 (1994-11-01), Alexander et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5648929 (1997-07-01), Miyamoto
patent: 5719808 (1998-02-01), Harari et al.
patent: 5752871 (1998-05-01), Tsuzuki
patent: 5999446 (1999-12-01), Harari et al.
patent: 2828855 (1982-11-01), None
patent: 69024086 (1989-04-01), None
patent: 69034191 (1989-04-01), None
patent: 0108681 (1984-05-01), None
patent: 0247875 (1987-12-01), None
patent: 0283238 (1988-09-01), None
patent: 0392890 (1990-10-01), None
patent: 0392895 (1990-10-01), None
patent: 0618535 (1994-10-01), None
patent: 0675502 (2005-05-01), None
patent: 52008738 (1977-01-01), None
patent: 58086777 (1983-05-01), None
patent: 58215794 (1983-12-01), None
patent: 58215795 (1983-12-01), None
patent: 59-144098 (1984-08-01), None
patent: 59162695 (1984-09-01), None
patent: 59186015 (1984-10-01), None
patent: 61-184795 (1986-08-01), None
patent: 62283496 (1987-12-01), None
patent: 62283497 (1987-12-01), None
patent: 63-055799 (1988-03-01), None
patent: 63-117400 (1988-05-01), None
patent: 63-124298 (1988-05-01), None
patent: 63106989 (1988-05-01), None
patent: 63183700 (1988-07-01), None
patent: 63225999 (1988-09-01), None
patent: 63-308797 (1988-12-01), None
European Search Report, corresponding European Application No. 95107965.6-2210, Jul. 7, 2003, 2 pages.
Wilson, Ron, “1-Mbit Flash Memories Seek Their Role in System Design”, Computer Design, vol. 28, No. 5, Mar. 1, 1989, 2 pages.
Kuo, Clinton, et al., “A SUB 100ns 32K EEPROM”, Proceedings of the National Electronics Conference, vol. 36, 1982, p. 390.
Flash Memory Cards, Oct. 1992, pp. 4-91, 4-95, and 4-96.
Cricchi et al., “Nonvolitile Block-Oriented RAM”, IEEE International Solid-State Circuits Conference, Feb. 13-15, 1974, Digest of Technical Papers.
Brewer et al., “Block-Oriented Random Acess MNOS Memory”, National Computer Conference and Exposition, Chicago, May 6-10, 1974, AFIPS Conference Proceedings, vol. 43, pp. 837-840.
Brewer et al., Low Cost MNOS BORAM, Proceedings, of IEEE National Aerospace Electronics Conference, NAECON '77, May 17-19, 1977.
Short, “Microprocessors and Programmed Logic”, second edition. Ch 13.2.2 Electrically Erasable Programmable Read only Memory, EEPROM Prentice Hall International, 1987.
Fitzpatrick et al., “MNOS/SOS Memory Using High-Voltage Depletion-Mode CMOS Logic”, Westinghouse Electric Corp., pp. 196-199.
Intel Corporation, 27F256 256K (32K×8) CMOS Memory, Data Sheet, May 1988, pp. 1-21.
Cricchi et al., “The Drain-Source Protected MNOS Memory Device and Memory Endurance”, IEDM Technical Digest, 1973, pp. 126-129.
Cormier, “Erasable/Programmable Solid-State Memories”, EDN, pp. 145-154, Nov. 14, 1985, pp. 145-154.
Cernea et al., “A 1Mb Flash EEPROM”, 1989 IEEE International Solid-State Circuits Conference.
Wilson, “!-Mbit Flash Memories seek their role in System Design”, Computer Design, Mar. 1, 1989, pp. 30 and 32.
Kynett et al., “An In-System Reprogrammable 32KX8 CMOS Flash Memory”, IEEE J. Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.
Nullity of the German Part of the European Patent EP 0675502 (DE 690 34 191), received from the German Patent Office on Feb. 5, 2007, 59 pages.
Nullity of the German Part of the European Patent EP 0675502 (DE 690 34 191), English Translation, received from the German Patent Office on Feb. 5, 2007, 63 pages.
Nullity of the German Part of the European Patent EP 0392895 (DE 690 24 086), received from the German Patent Office on Nov. 23, 2006, 32 pages.
Nullity of the German Part of the European Patent EP 0392895 (DE 690 24 086), English Translation, received from the German Patent Office on Nov. 23, 2006, 31 pages.
Office Action for Application No. 09/089,908 mailed Apr. 17, 2008, 8 pages.
Harari Eliyahou
Mehrotra Sanjay
Norman Robert D.
Davis , Wright, Tremaine, LLP
Le Vu A
SanDisk Corporation
LandOfFree
Flash EEprom system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash EEprom system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EEprom system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4031667