Flash analog-to-digital converter with matrix-switched comparato

Details Flash analog-to-digital converter with matrix-switched comparato Flash analog-to-digital converter with matrix-switched comparato

1998-01-22

2000-08-22

Young, Brian

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341156, H03M 112, H03M 136

Patent

active

061079499

ABSTRACT:
An integrated circuit includes a converter for converting a signal from one form to another, one of the forms being analog and the other form being digital. The converter includes a voltage gradient having a plurality of MSB taps spaced there-along with the plurality of LSB taps spaced between adjacent MSB taps. An array of comparators are coupled to the voltage gradient with each comparator providing an output. A matrix of switches are coupled between the voltage gradient and the comparator inputs. The first inputs of the comparators in the array are coupled to a sample-and-hold circuit which provides a sample of the analog input signal. Decode and control logic are coupled to comparator outputs to provide a control to the matrix of switches to determine which taps of the voltage gradient are coupled as second inputs to the comparators in the array of comparators and also to provide the resultant output representation of the sampled analog input signal.

REFERENCES:
patent: Re35472 (1997-03-01), Frigerio et al.
patent: 4542370 (1985-09-01), Yamada et al.
patent: 4686511 (1987-08-01), Koen
patent: 4903028 (1990-02-01), Fukushima
patent: 5355135 (1994-10-01), Redfern
patent: 5463395 (1995-10-01), Sawai
patent: 5534862 (1996-07-01), Gross et al.
patent: 5581254 (1996-12-01), Rundel
patent: 5703588 (1997-12-01), Rivoir et al.
patent: 5726653 (1998-03-01), Hsu et al.
patent: 5731775 (1998-03-01), Gross et al.
patent: 5936566 (1999-08-01), Park
"An Enhanced Successive-Approximation Circuit For A/D Conversion," by Christopher M. Webster and Donald Comer, IEEE 1993 Custom Integrated Circuits Conference, pp. 28.2.1-28.2.4.
"A 10-Bit 60 MSPS Flash ADC," by Chuck Lane, Analog Devices, Greensboro, NC, Paper No: 2.2.
"A 10-b 15-MHz CMOS Recycling Two-Step A/D Converter," by Bang-Sup Song, Seung-Hoon Lee, and Michael F. Tompsett, IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1328-1338.
"A Technique for Reducing Differential Non-Linearity ERrors in Flash A/D Converters," by Kevin Kattmann and Jeff Barrow, Analog Devices Computer Labs Division, Greensboro, NC, IEEE International Solid State Circuits Conference, ISSCC91/Session 10, pp. 170-171.
"A 100 MHz 8 Bit CMOS Interpolating A/D Converter", by M. Steyaert, R. Roovers and J. Craninckx, IEEE 1993 Custom Integrated Circuits Conference, pp. 28.1.1-28.1.4.
"Subranging ADCs Operate at High Speed with High Resolution", by Ray Ushani, Datel Inc., EDN Designers Guide, EDN, Apr. 11, 1991, pp. 139-144.
"Integrating Data Modems with Group 3 Fax Capability Takes a World of Experience." Rockwell International, Circle No: 173, EDN Apr. 11, 1991, pp. 145-152.
"Clever Designs Spawn 40-MHz/10-Bit/0.2-W ADCs," by Frank Goodenough, Electronic Design 123, Jan. 24, 1994.

Affiliated with

Also associated with

Rating

Flash analog-to-digital converter with matrix-switched comparato does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash analog-to-digital converter with matrix-switched comparato, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash analog-to-digital converter with matrix-switched comparato will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-585872