Electrical pulse counters – pulse dividers – or shift registers: c – Charge transfer device
Patent
1992-04-17
1993-04-06
Heyman, John S.
Electrical pulse counters, pulse dividers, or shift registers: c
Charge transfer device
377 60, 377 63, G11C 2704
Patent
active
052009831
ABSTRACT:
A FISO analog signal acquisition system includes a plurality of CCD arrays (20a-20d), with each array containing a plurality of CCD serial registers (22). Each serial register (22) has a first cell (23) and a large number of additional cells (24) coupled in series with the first cell (24), with acquired samples being transferred along the string of additional cells (24) according to a clock signal having two or more phases, with each CCD array (20a-20d) operating in response to a set of clock signals having a different phase (P1,P2,/P1,/P2). A tapped delay line (10), or other similar hold signal generating means, produces a plurality of closely spaced-in-time sequential hold signals in response to a master hold signal. In response to each one of the hold signals, a CMOS transistor (Q.sub.x) briefly connects an associated first cell (23) to the signal to be sampled so that a series of closely spaced-in-time samples of the signal are acquired. When all of the first cells (23) in one array (20x) are full, the first cells (23) of the next array (20x+1) begin to fill. While each array (20x+1) is filling, clocks to the preceding array (20x) shift the acquired data one location along the CCD serial shift registers (22). The process of acquiring and shifting data is repeated rapidly across the plurality of arrays (20a-20d) until they are filled. The data is then readout slowly through a parallel-in, serial-out CCD shift register (25) connected across the ends of all of the registers (22) of all of the CCD arrays (20a-20d).
REFERENCES:
patent: 4223233 (1980-09-01), Cappon et al.
patent: 4612522 (1986-09-01), Dyck
patent: 4803710 (1989-02-01), Elabd
patent: 4951302 (1990-08-01), Peter et al.
patent: 5144525 (1992-09-01), Saxe et al.
Griffith Boulden G.
Heyman John S.
Ouellette Scott A.
Tektronix Inc.
LandOfFree
Fiso analog signal acquisition system employing CCD array storag does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fiso analog signal acquisition system employing CCD array storag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fiso analog signal acquisition system employing CCD array storag will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-542170