First-in, first-out memory circuit

Details First-in, first-out memory circuit First-in, first-out memory circuit

1992-03-06

1993-09-14

Beausoliel, Jr., Robert W.

Excavating

371 401, G06F 1110

Patent

active

052456170

ABSTRACT:
A media access controller is provided by the present invention. A feature of the media access controller of the present invention is a content addressable memory architecture whereby address filtering is provided for filtering physical, group and broadcast addresses on an Ethernet network. Another feature of the present invention is an interface architecture capable of supporting external address filters which in turn are capable of supporting spanning tree and source routing algorithms. Still another feature of the present invention is a CRC checker having improved testability such that burdensome computations for input bit test patterns are no longer required. Still another feature of the present invention is a first-in, first-out memory register having validity bits associated with each stored data byte, such that data bytes may be indiscriminately stored, regardless of their validity, and invalid data bytes are discarded during retrieval of the stored data bytes.

REFERENCES:
patent: 4611326 (1986-09-01), McNamara
patent: 4635254 (1987-01-01), Tulpule et al.
patent: 4885584 (1989-12-01), Dalrymple
patent: 4989210 (1991-01-01), Scheuneman et al.
patent: 5058114 (1991-10-01), Kuboki et al.
patent: 5164943 (1992-11-01), Waggoner

Affiliated with

Also associated with

Rating

First-in, first-out memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with First-in, first-out memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First-in, first-out memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2033690