Electrical computers: arithmetic processing and calculating – Electrical analog calculating computer – Particular function performed
Patent
1995-01-04
2000-03-07
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical analog calculating computer
Particular function performed
708316, 708319, G06G 702, G06F 1710
Patent
active
060353201
ABSTRACT:
A novel Finite Impulse Response filter (FIR) Filter is provided which includes a plurality of multipliers (14-22), a plurality of multiplexers (24-32), and a plurality of sample and hold circuits (34-42). At least two of the sample and hold circuit output signals (1-5) may be multiplexed in a round robin fashion to at least two of the multipliers (14-22). The multipliers may receive as a second input, fixed tap coefficient signals (C.sub.1 -C.sub.5) for multiplication with the multiplexed sample and hold circuit output signals (1-5).
REFERENCES:
patent: 4120035 (1978-10-01), Cases et al.
patent: 4475170 (1984-10-01), Hague
patent: 4703447 (1987-10-01), Lake, Jr.
patent: 5050119 (1991-09-01), Lish
patent: 5185714 (1993-02-01), Nakayama
patent: 5311457 (1994-05-01), Shizawa
patent: 5381354 (1995-01-01), Soloff
Alan V. Oppenheim, et al., "Digital Signal Processing", pp. 155-163.
Gregory T. Uehara and Paul R. Gray, A 100MHz Output Rate Analog-to-Digital Interface for PRML Magnetic-Disk Read Channels in 1.2um CMOS, ISSCC94/Session 17/Disk-Drive Electronics/ Paper FA 17.3, 1994 IEEE International Solid-State Circuits Conference, pp. 280-281.
Richard G. Yamasaki, et al., "72Mb/S PRML Disk-Drive Channel Chip with an Analog Sampled Data Signal Processor", ISSCC94/Session 17/Disk-Drive Electronics/Paper FA 17.2, 1994 IEEE International Solid-State Circuits Conference, pp. 278, 279.
Ramon Gomez, et al., "A Discrete-Time Analog Signal Processor for Disk Read Channels", ISSCC 93/Session 13/Hard Disk and Tape Drives/Paper FA 13.1, 1993 ISSCC Slide Supplement, pp. 162, 163, 279, 280.
Gregory T. Uehara, et al. A 50MHz 70 mW 8-Tap Adaptive Equalizer/Viterbi Sequence Detector in 1.2 um CMOS, 1994 IEEE Custom Integrated Circuits Conference, pp. 51-54.
Kiriaki Sami
Krenik William R.
Donaldson Richard L.
Hoel Carlton H.
Mai Tan V.
Texas Instruments Incorporated
Valetti Mark A.
LandOfFree
Fir filter architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fir filter architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fir filter architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-372639