Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-12-24
1999-12-28
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 700
Patent
active
060094508
ABSTRACT:
A finite field inverse circuit has a finite field data unit (1112) and an inverse control unit (1110). The inverse control unit includes (1110) a k.sub.l and k.sub.u decrementer pair (1108, 1122), a k.sub.l -k.sub.u difference unit (1106), an inverse control finite state machine (1102), and a one-bit memory (1104) coupled to the inverse control finite state machine (1102). The finite field data unit (1112) includes four m bit wide registers that are shift registers designated as B (1120), A (1118), M (1114), and C (1116), where B- is a first register, A- is a second register, M- is a irreducible polynomial register, and C- is a field element register. An the irreducible polynomial is loaded left justified in the M-register, a field element to be inverted is loaded left justified in the C-register, and a single "1" is loaded in an LSB bit of the B-register. The field element is then inverted in 2n+2 system clock cycles where n is a field size associated with the field element.
REFERENCES:
patent: 5467297 (1995-11-01), Zook
patent: 5612910 (1997-03-01), Meyer
patent: 5854759 (1998-12-01), Kaliski, Jr. et al.
Dworkin James Douglas
Glaser P. Michael
Lambert Robert John
Torla Michael John
Vadekar Ashok
Certicom Corp.
Mai Tan V.
Motorola Inc.
Rasor Gregg
LandOfFree
Finite field inverse circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Finite field inverse circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Finite field inverse circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2389900